

List of Figures

Figure 0-1 UALink Connectivity Overview	18
Figure 1-1 UALink Based Multi-Accelerator System	22
Figure 1-2 Accelerator communication over a direct link and over a Switch	24
Figure 1-3 UALink Stack	25
Figure 1-4 UALink cross-domain address translation model	27
Figure 1-5 Translation Process	28
Figure 2-1 UALink Protocol Level Interface	30
Figure 2-2 Extending a UPLI interface through Intermediate UPLI Interfaces	31
Figure 2-3 UALink Protocol Level Interface Channels and control signals	32
Figure 2-4 UALink Stack Component	34
Figure 2-5 Connected UALink Stack Components	35
Figure 2-6 End-to End UALink Connection Between two Accelerators	36
Figure 2-7 UPLI Request and Response Flows	37
Figure 2-8 Example system with 32 Accelerators with 32 x1 UALink Links	38
Figure 2-9 Read Request end-to-end flow with Response	39
Figure 2-10 UALink Station with x1 bifurcation	42
Figure 2-11 Flow control loops	46
Figure 2-12 Four DoubleWorld Read Request Not Straddling a 64-Byte Boundary	71
Figure 2-13 Four DoubleWord Read Request Straddling a 64-byte boundary	71
Figure 2-14 Single Byte Read	72
Figure 2-15 Six Byte Read Access Not Straddling a 64-Byte Boundary	72
Figure 2-16 Four Byte Read Access Straddling a 64-Byte Boundary	73
Figure 2-17 Four Doubleword Write Request Not Straddling a 64 Byte Boundary	74
Figure 2-18 Sixteen Doubleword Write Request Not Straddling a 64-Byte Bounday	74
Figure 2-19 Three Doubleword Write Request Straddling a 64 Byte Boundary	75
Figure 2-20 A 128 Byte Write Full Request (Requires Two Beats)	75
Figure 2-21 Single Operand (Eight-Byte Operands) Atomic	77
Figure 2-22 Single Operand (Four-Byte Operands) Atomic	77
Figure 2-23 Double Operand (Eight-Byte Operands) Atomic, Data Returned in High 32 Bytes	78
Figure 2-24 Double Operand (Four-Byte Operands) Atomic, Data Returned in Low 32 Bytes	79
Figure 3-1 UALink End to End Data Protection	81
Figure 3-2 UPLI Control Error detected at an Originator or Completer not on a UALink TL on an Accelerators	87
Figure 3-3 UPLI Control Error detected at a UALink TL on an Accelerator	88
Figure 3-4 UPLI Interface Control Error detected at the UALink TL on the Switch	89
Figure 3-5 UPLI Control Error detected at the UPLI Completer on a Switch	89
Figure 3-6 UPLI Control Error detected within the Switch Core at the UPLI Originator	90
Figure 3-7 UALink Link goes down	91
Figure 3-8 PHYs Inform UALink TLs in Accelerator and Switch Which Enter Drop Mode	91
Figure 3-9 Placing the Accelerator UPLI Originator Into Isolation Mode	92
Figure 3-10 Other Accelerators Time Out	92
Figure 3-11 Link Down Error Processing Complete	93
Figure 4-1 UPLI Interface Reset Requirements	94
Figure 4-2 UPLI Connection Handshake Protocol – Originator connects first	97
Figure 4-3 UPLI Connection Handshake Protocol – Completer connects first	97
Figure 4-4 UPLI Connection Handshake Protocol – Originator and Completer connecting concurrently	97

Figure 5-1: TL Flit connections to UPLI interfaces	98
Figure 5-2: UALink TL Tx Dataflow.....	117
Figure 5-3: UALink TL Rx Dataflow	118
Figure 5-4: Indexing of Accelerator Tx Address Caches/Switch Rx Address Caches.....	120
Figure 5-5: Indexing of Switch Tx Address Caches/Accelerator Rx Address Caches.....	120
Figure 5-6 TL Receive Catch Buffer Dataflow.....	124
Figure 5-7: Flow Control Field Relation to Credit Channels.....	126
Figure 6-1 DL block Diagram.....	139
Figure 6-2 UART.....	141
Figure 6-3 DL 640-Byte Flit Overview.....	143
Figure 6-4 DL Flit with segment details.....	145
Figure 6-5 Flit packing flow chart.....	147
Figure 6-6 TL Flit[0] example 1.....	148
Figure 6-7 TL Flit[1] example 1.....	148
Figure 6-8 TL Flit[0] example 2.....	149
Figure 6-9 DL Flit to 64B/66B Encoding	149
Figure 6-10 Single Request Flow	151
Figure 6-11 Two Requests Flow.....	151
Figure 6-12 Single Successful Request Flow	155
Figure 6-13 Single Unsuccessful Request Flow.....	155
Figure 6-14 Single decision pending Request Flow	156
Figure 6-15 Conflicting request flow.....	157
Figure 6-16 Identical Request Flow.....	158
Figure 6-17 Vendor Defined Packet.....	161
Figure 6-18 Pacing	164
Figure 6-19 Ack Replay Request valid range	171
Figure 6-20 Rx Flow Chart.....	174
Figure 6-21 Tx Flow Chart.....	175
Figure 6-22 Round Trip Time.....	176
Figure 6-23 DL Link State	177
Figure 7-1 Physical Layer Block Diagram.....	181
Figure 7-2 64B/66B Block Codes.....	186
Figure 7-3 100GBASE-R.....	191
Figure 7-4 200GBASE-R & 400GBASE-R.....	194
Figure 7-5 800GBASE-R.....	197
Figure 7-6 200GBASE-KR1/CR1, 1-Way Interleave.....	201
Figure 8-1 UALink System Node	203
Figure 8-2. A UALink Switch Platform	204
Figure 8-3. A UALink Pod managed by a Pod Controller.....	205
Figure 8-4. A UALink Pod partitioned into three Virtual Pods	206
Figure 9-1 System level view of confidential computing in a pod.....	214
Figure 9-2 Encryption and Authentication touch points in UALink stack.....	215
Figure 9-3 Example of UALink TL flit with the "Tag" half flit.....	216
Figure 9-4 Security related state elements in UALink port TX for a 1024 accelerator system.....	224
Figure 9-5 Security related state elements in UALink RX for a 1024 accelerator system.....	226
Figure 9-6 Illustration of master keys maintained by UALink Port RX and TX in a UALink system	228
Figure 9-7 A 4 accelerator UALink system example	229
Figure 9-8 Stream-Key derivation flow in UALink port TX.....	231
Figure 9-9 Key swap flow in UALink port TX.....	232

Figure 9-10 Key derivation flow in UALink Port RX 234

Figure 9-11 Key switch flow in UALink port RX..... 235

Figure 9-12 Source accelerator - Destination accelerator interactions for key swap flow 236

Evaluation Copy