Lab 05

High Performance Scientific Computing

Varun Hoskere

Alpine Hardware Description:

Alpine is the University of Colorado Boulder Research Computing’s third-generation high performance computing (HPC) cluster.

The Alpine cluster is made up of different types of nodes outlined below:

* **CPU nodes**: 376 AMD Milan compute nodes
* **GPU nodes**:
  + 8 GPU-enabled (3x AMD MI100) atop AMD Milan CPU
  + 12 GPU-enabled (3x NVIDIA A100) atop AMD Milan CPU
* **High-memory nodes**: 24 AMD Milan nodes with 1TB of memory

These nodes are grouped into partitions based on hardware.

A brief description of the available partitions is given in the below table:

| **Name** | **Description** | **# of nodes** | **# cores / node** | **RAM / core (GB)** |
| --- | --- | --- | --- | --- |
| amilan | AMD Milan | 376 | 32/48/64 | 3.75 |
| ami100 | GPU-enabled (3x AMD MI100) | 8 | 64 | 3.75 |
| aa100 | GPU-enabled (3x NVIDIA A100) | 12 | 64 | 3.75 |
| amem | High-memory | 24 | 48/64 | 16\*16 |
| csu | Nodes contributed by CSU | 77 | 32/48 | 3.75 |

Some of the available partitions come equipped with GPU nodes. All partitions can be accessed using SLURM directives ‘--partition=’ followed by the name of the partition.

There is a special purpose partition exist – called the ‘atesting’ partition. It provides access to limited resources for the purpose of verifying workflows and MPI jobs. Users can request up to 2 CPU nodes for a maximum runtime of 3 hours and 16 CPUs. These also, come with GPU nodes, if requested.

There are three types of nodes available on Alpine - login nodes, compile nodes and compute nodes. To access compile nodes, users should run the command ‘acompile’ from the login node terminal and to access compute nodes, users should run the command ‘sinteractive’. These commands can also be followed up optional tags which specify further configurations of the hardware that the user requests for.

Compute node:

Running lstop --of asci, we get information of the node that has been assigned to us.

Depending on the type of partition that was requested, the number of processing units varies. Since I requested for 4 tasks, I was given 4 processing units. Each is coupled with 3 levels of cache - an L1d cache of size 32 KB, an L1i cache of size 32KB, an L2 cache of size 512 KB and an L3 cache of size 32 MB. Each PCI device is a peripheral device that is connected to the main package. There are 4 networking PCI devices, one block of storage and another unlabeled device.

A screenshot of a computer

Description automatically generated

Figure 1: Results of lstopo --of ascii

After running ‘lccpu’ we can see the details about the CPU. It is an AMD EPYC 7713P 64-Core Processor. Is has one thread per core, and 64 cores per socket. Having only one socket, the total number of threads per chip amounts to 64. More information can be found at the [manufacturer’s website](https://www.amd.com/en/products/processors/server/epyc/7003-series/amd-epyc-7713p.html).

A computer screen shot of a black screen

Description automatically generated

Figure 2: Results of lscpu

The Empirical Roofline Toolkit:

The Empirical Roofline Toolkit is a performance benchmarking and analysis tool. It is used in high-performance computing environments to measure the computational capabilities of computer systems. It is designed to assist in the evaluation of hardware and identify bottlenecks. The ERT provides insights into how well a system can execute floating-point operations and utilize memory bandwidth.

The Roofline chart has two main components:

1. Memory Bandwidth Bound: Represents the maximum data transfer rate between memory and the CPU. If an application’s data transfer rate is below this limit, it is considered “memory-limited,” meaning the CPU is “waiting on memory” to catch up to its speed.

2. Compute Bound (Peak FLOP Rate): Represents the maximum rate at which the CPU can perform floating-point operations (FLOPs). If an application’s performance approaches this limit, it is considered “CPU-limited,” meaning the CPU is operating at its limit.

These evaluations are executed based on a configuration that is specified in a .ert file. The .ert file has numerous tags that decide the configuration.

A few adjustments were needed to the configuration file that shipped with the ERT package. Alpine hardware doesn’t support the sse3 instruction set, so those flags were removed in the ERT\_CFLAGS. Another change is to restrict the ERT\_PROCS\_THREADS to 1, since the ‘amilan’ processor has only one thread per core.

The ERT\_MPI\_PROCS term defines the number of MPI processes that will be used to run the program that evaluates the hardware. The ERT\_OPENMP\_THREADS defines the number of OpenMP threads to be used withing each MPI process during the benchmark. The ERT\_FLOPS specifies the number of floating-point operations to perform in each iteration of the benchmark. Together these parameters assist in generating a comprehensive Roofline plot that demonstrates the system’s capabilities.

A screenshot of a graph

Description automatically generated

Theoretical flop transfer rate computation:

Consider a processor having the following specifications:

* Number of cores N
* Clock speed Fc
* Number of virtual cores Cv = Number of cores \* Number of threads per core
* Instructions per cycle Ic
* Fusing factor Ff

The theoretical clock speed is given by:

Fr = Cv \* Ic \* Fc \* Ff

For the processor used by the ‘amilan’ partition on Alpine, we have

* N = 1
* Fc = 3.094 GHz
* Cv = N \* 1 = 64
* Ff = 2
* Ic = 4

Fr = 1\*3.094\*2\*4 = 24.7152 GB /s

Theoretical memory transfer rate computation:

Consider the following specifications:

* Memory transfer rate MTR = 3200 MHz
* Number of memory channels MC = 8
* Bytes per memory access Tn = 8 bytes
* Number of sockets Ns = 1

The theoretical memory transfer rate is given by:

Br = MTR \* MC \* Tn \* Ns

Br = 3200 \* 8 \* 8 \* 1 = 204.8 GB/s

As we can see, there is a wide discrepancy between the theoretical maximum values and the practical computational values of the memory transfer rate, and a small discrepancy in the FLOP rate values. Some potential reasons are:

1. Memory bandwidth limitations:
   1. Memory latency: Practical memory transfer rates may be limited by the latency of accessing memory.
   2. NUMA: In multi-socket systems, memory access times vary depend on whether the memory is local to a core or located in another socket. Accessing non-local memory can significantly reduce memory bandwidth.
   3. Cache misses: If the data is too large to fir in the processor’s caches, frequent cache misses can hinder the rate at which data is transferred from main memory to the CPU.
2. Algorithm and data access patterns:
   1. Memory access patterns: Algorithms that randomly access memory or have poor data locality slow down the memory bandwidth.
   2. Algorithm efficiency: Some algorithms have inherently low computational intensity - such calculating the ratio of FLOPs to memory accesses - making the algorithms memory-bound and in a “waiting for memory” state, resulting in low FLOP rates.
3. Parallelization overhead: In multi-threaded applications there is an overhead for synchronizing across the parallel threads or processes. This could add to delays and affect the computed rates.

Appendix A: References

1. Alpine hardware documentation - <https://curc.readthedocs.io/en/latest/clusters/alpine/alpine-hardware.html>
2. AMD EPYC 7713 Documentation - <https://www.amd.com/en/products/processors/server/epyc/7003-series/amd-epyc-7713p.html>
3. Empirical Roofline Toolkit - <https://github.com/ebugger/Empirical-Roofline-Toolkit>
4. Empirical Roofline Toolkit - <https://crd.lbl.gov/divisions/amcr/computer-science-amcr/par/research/roofline/software/ert/>