
Number		
S1	$R7 \rightarrow mem_{address}$	0001
(instruction_fetch)	$edb \rightarrow IR$	
S2	$I_{3-5} \ or \ I_{9-11} \to A1_{RF}$	0010
	$I_{6-8} \rightarrow A2_{RF}$	
	$D1 \ or \ I_{0-5\rightarrow SE6} \rightarrow T1$	
	$D2 \rightarrow T2$	
	$R7 \rightarrow alu$	
	$+1 \rightarrow alu$	
	$alu \rightarrow R7$	
S3	$T1 \rightarrow alu$	0011
	$T2 \rightarrow alu$	
	$alu \rightarrow T3$	
	$I_{9-11} \rightarrow A1_{RF}$	
	$D1 \rightarrow T1$	
S4	$T3 \rightarrow D3$	0100
	$I_{9-11} \rightarrow A3_{RF}$	
	$I_{0-8} \rightarrow DE \rightarrow D3$	0101
	$I_{9-11} \rightarrow A3_{RF}$	
	$R7 \rightarrow alu$	
	$+1 \rightarrow alu$	
	$alu \rightarrow R7$	
S6	$T3 \rightarrow mem_{address}$, alu	0110
	$T1 \rightarrow mem_{data}$	
	$+1 \rightarrow alu$	
	$alu \rightarrow t3$	
	$Logic \rightarrow R_{PE}$	
S7	$R7 \rightarrow alu$	0111
	$I_{0-5\to SE6}$ or $(+1)\to alu$	
	$alu \rightarrow R7$	
S8	$R7 \rightarrow alu$	1000
	$+1 \rightarrow alu$	
	$alu \rightarrow T3$	
	$I_{0-8} \to SE9 \to T2$	


S9	$T3 \rightarrow D3$	1001
	$I_{9-11} \rightarrow A3_{RF}$	
	$R7 \rightarrow alu$	
	$T2 \rightarrow alu$	
	alu or $T2 \rightarrow R7$	
S10	$I_{9-11} \rightarrow A1_{RF}$	1010
	$D1 \rightarrow T3$	
	$I_{0-7} \rightarrow R_{PE}$	
	$R7 \rightarrow alu$	
	$+1 \rightarrow alu$	
	$alu \rightarrow R7$	
S11	$T3 \rightarrow mem_{address}$	1011
	$edb \rightarrow T1$	
S12	$R_{PE} \rightarrow PE \rightarrow A3$	1100
	$T1 \rightarrow D3$	
	$T3 \rightarrow alu$	
	$+1 \rightarrow alu$	
	$alu \rightarrow T3$	
	$Logic \rightarrow R_{PE}$	
S13	$I_{9-11} \rightarrow A1_{RF}$	1101
	$D1 \rightarrow T3$	
	$I_{0-7} \rightarrow R_{PE}$	
S14	$R_{PE} \rightarrow PE \rightarrow A1_{RF}$	1110
	$D1 \rightarrow T1$	
S40	$T3 \rightarrow mem_{address}$	1111
	$edb \rightarrow T3$	
Reset		0000

FLOWGRAPH FOR VARIOUS INSTRUCTIONS


ADD




• ADC




• ADZ




• ADI




• NDU




• NDC




• NDZ




• LHI




• LW




• SW




• BEQ




• JAL




• JLR




• LM



• SM



FSM for the System:



Decoders are used after states S1, S2, S3, S6, S12 to decide what next state will be by taking into consideration the op-code given in the instruction.