


# VASILII MATRENIN

 [github.com/VasiliyMatr](https://github.com/VasiliyMatr)  [matrenin.vn@phystech.edu](mailto:matrenin.vn@phystech.edu)

 Russia, Moscow

**C/C++ Developer**

## EDUCATION

---

**Moscow Institute of Physics and Technology**

*Sep 2020 - Jun 2022*

*Applied Physics and Mathematics, DREC Department, Bachelors second-year student*

## SKILLS

---

**Languages:** C/C++, Python, Bash

**Software & Tools:** CMake, Make, Git

**Other Skills:** CPU micro-architecture, English (B1),  $\text{\LaTeX}$ , Russian (C2)

## PROJECTS (ALL AVAILABLE ON GITHUB)

---

**Second-year ILAB projects**

*Sep 2021 - May 2022*

Repository: [VasiliyMatr/ILAB\\_2ndYEAR](#)

There are good projects written in C++ and built with CMake in this repository.

**Bachelors first-term projects**

*Sep 2020 - Jan 2021*

Repository: [VasiliyMatr/MIPT\\_PROG\\_1stTERM](#)

- Assembly compiler, which produces executables. There is also a CPU simulator to run such executables: [T04CPU](#)

- Toy programming language compiler, which produces assembly outputs that are used in T04CPU: [T08LANG](#)

**Bachelors second-term projects**

*Feb 2021 - May 2021*

Repository: [VasiliyMatr/MIPT\\_PROG\\_2ndTERM](#)

- Optimizations with intrinsics: [T05MANDEL](#), [T06HASH](#)

- T04CPU executables to x86 executables binary translator: [T07JIT](#)

- There is also some assembly code in a few projects.

## WORK EXPERIENCE

---

**Intel corporation, IPP Data Compression Domain**

*Jul 2021 - Aug 2021*

*Summer intern*

My manager and mentor highly valued my work and sent good [feedback](#)

## FINISHED ADDITIONAL COURSES

---

**Introduction to Industrial Programming and Data Structures, Mail.ru**

*Sep 2020 - Jan 2021*

Lecturer - I. Dedinsky.

**Operating System and CPU Simulation, HiSilicon**

*Sep 2021 - May 2022*

Lecturer - I. Petushkov.

**C++ Basic Course, ILAB**

*Sep 2021 - May 2022*

Lecturer - K. Vladimirov.

**CPU micro-architecture, ILAB**

*Sep 2021 - May 2022*

Lecturer - K. Korolev.

**STM32 Microcontrollers Introduction, MIPT DREC**

*Sep 2020 - Jan 2021*

**FPGA and Verilog Introduction, MIPT DREC**

*Feb 2021 - May 2021*