IITB-RISC-23 DESIGN REPORT

A 6-stage pipelined processor, with given ISA has been designed and implemented in VHDL. The architecture is also optimized for performance including hazard mitigation techniques.

MADE BY: Shivansh Gupta , 21d070067 Vasu Soni , 21d070087 Pulkit, 21d070052 Devesh Soni, 21d070025

The DATA-PATH

A separate pdf is attached for datapath.

DATA-PATH COMPONENTS

→ Instruction Fetch

- ◆ PC: stored as register 0 in register file, stores the PC value of current instruction.
- ◆ IM: Instruction memory , takes PC input and gives the instruction as indicated by PC value
- ◆ ALU2: takes 16 bit input ,used to update PC to PC+2.

→ Instruction Decode

- ◆ Generates signal for Control signals for multiplexers in the pipeline stages.
- Makes decision like:
 - Sign Extended value of the immediate data in the instruction if present .
 - Control Signal for SE which decides if to sign extend 6 bit or
 9 bit immediate data
 - The ALU control bits which tells the ALU of its operations
 - Flag control bits which enables or disables the flag registers
 - Clear bit for when JAL instruction arrives to clear the pipeline register (IF-ID)

→ Register Read

- ◆ Register File: Contains 8 registers of 16 bits each , which stores data or memory location etc .
- ◆ Hazard_MUX1(blue): this mux is used on correction of immediate dependencies for operand addresses defined by bits 8-6. Inputs are all data forwarding paths .
- ◆ Hazard_MUX2(blue): this mux is used on correction of immediate dependencies for operand addresses defined by bits 5-3. Inputs are all data forwarding paths .
- ◆ LM_SM mux1: choses between new op-code and the opcode for LM-SM. This is done because the LM-SM state should be present for 8 cycles.
- ◆ LM_SM mux2: choses the input bits 8-0, the immediate bits for pipeline register 3. It has two inputs, either usual Imm bits or shifted 8 bits. The control line for this mux are coming from Pipeline register 3 and implemented using if-else conditions in the code.
- ◆ 9 bit_Zero _extender: selects immediate bits from pipeline register 3 . This corrects the immediate dependencies in LLI instruction

→ Execution

- ALU1: performs ADD,NAND, comparator and Complement operation. It also updates the flags such as carry, zero and overflow flags
- ◆ ALU1_mux_A: takes Ra and Rb values as immediate is fix to alu_mux_B input .
- ◆ ALU1_mux_B: takes constants, Rb , sign extended Imm6 bits and sign extended Imm9 bits.

- ◆ ALU1_out_MUX: used for LM-SM instruction.
- 6bit_SE: extends the imm6 bits of I type instruction
- ◆ 9bit_SE: extends the Imm9 bits of J type instruction
- ◆ 1bit_shifter:used in LM-SM stage to get the bit which is set and corresponding register in register file is selected
- ◆ 1_subtractor: used in LM-SM state to decrease additional three bits which we have stored in pipeline register 4. These three bits indicate the rf_a3 value. These three bits will be 111 until instruction LM-SM is executed.
- ◆ Shifter mux: selects if direct 8 bits or shifted 8 bits are to be transferred.

→ Memory Write/Read

- ◆ Data_memory: data memory from which the instruction reads data writes data.
- ◆ Mem_di_mux: takes input as data of registers in register file or the output of ALU1 and sends it to mem_di port .
- Mem_write_mux: takes usual input 1/0 or takes value of the shifted 8th bit from shifter.
- ◆ ALU5: used for LM-SM instruction, to update the memory address to consecutive memory addresses. This ALU takes input as ALU5's output.
- ◆ ALU5_B_mux: control bit is the 8th shifted bit from shifter

→ Write Back

- ◆ ALU3: calculates PC+2*Imm for instructions like BEQ, BLU,BLT and JAL
- ◆ ALU3_B_mux: selects 6lmm bits or 9lmm bits corresponding
- ◆ ALU4: Updates pc , PC+2.
- ◆ 9_Zero extender: Zero extends 9Imm bits for J type instructions.
- ◆ 6_Sign Extender: Sign Extends 6Imm bits for I type instructions.
- ◆ 9_Sign Extender:Sign Extends 9Imm bits for J type instructions.
- ◆ Rf_a3_mux: have a separate input for LM-SM states.
- ◆ Rf_d3_mux: select values to be entered in register.
- ◆ Pc_in: 4 select line 2 are PC+2 and two from the write back stage.
- ◆ Rf_write_mux: have separate select line for LM-SM state.

PIPELINE REGISTERS:


Pipeline Register	Components	Length(bits)
PIPE1	Instruction	16 (15-0)
	PC	16 (31-16)
PIPE2	Instruction	16(15-0)
	PC	16(PC)
PIPE3	Instruction	16(15-0)
	PC	16(31-16)
	DATA A1	16(47-32)

	DATA A2	16(63-48)
PIPE4	Instruction	16(15-0)
	PC	16(31-16)
	DATA A1	16(47-32)
	DATA A2	16(63-48)
	ALU OUT	16(79-64)
	CZ ALU OUT	2(81-80)
	RFA3 value	3(84-82)
PIPE5	Instruction	16(15-0)
	PC	16(31-16)
	DATA A1	16(47-32)
	DATA A2	16(63-48)
	ALU OUT	16(79-64)
	CZ ALU OUT	2(81-80)
	MEM DOUT	16(97-82)
	sig_1b_sub_in	3(100-98)

Individual State Diagrams:

 For R type Instructions [Stage 1]
PC -> Instr. Memory, Pipel, Aluz-A for remaining instructions also except for given below same process.
PC In out RF Ins. Mem Pipe 1
For the write-back stage if we have JAL. then for JLR ALU3-C → PC_in Data 1 (Pipe5) → PC_in
JRI BEQ, BLE, BLT ALU1_OUT (Pipe 5) \rightarrow PC_in if condition satisfied ALU3-C \rightarrow PC_in


	Stage-2			
fy.	For R type instructions			
	Pipe 1 → Pipe 2 Pipe 1 → Controls.			
	The above is some for I, I type.			
	→ — →			
	Pipe 1 Pipe 2			
	Pipe 1 Pipe 2			
	Pipe 1 Pipe 2			




Q	Stage-4
	The operation for ALU1 is being decided by the instruction in Pipe-3
	FOY ADA, ADC, ADZ, AWC, ACA, ACC, ACZ, ACW NDU, NDC, NDZ, NCU, NCC, NCZ, BEQ, BLE, BLT
	Pipe 3 (data 1) → AIVI-A Pipe 3 (data 2) → AIVI-B
4	Pipe3 [data1] -> AlU1-A Pipe3 [imm.] -> AlU1-B [Sign extendend]
1	Fipe 3 [lmm 8-0] → SE → Alu1-B
* -	For LII no AIV is needed # The CZ bit will be written in ALVI & be given to Pipe 4 along with output
	Pipe 4


for SW, SN	1	ess]
TO 8 310, 510	1	
SW,	1	
Pipe 4 (ANU-OUT)	→ Mem_Add	(Data memory)
Pig= 4 1	data 21 -> Me	em- write
11/2-1-(ON 21 UXamam	rite enabled mly
, (for SIN, SM	rite enabled only
	10. 309 5.	
	18 😢 🗏	
	* * * * * * * * * * * * * * * * * * * *	×
.P		1.6
Pipe4		Pipe 5
	00	
	\rightarrow	→
	DWEM	
		1
		4
for LW, LM		

Stage 5 (Write Back)
Here we have instruction, including the
data in Pipe 5 so we select the
write address from instruction, and see
whelex this instruction writes or not for
enabling xf-write and provide the data
FOX ADA, AWC, ACA, ACW, ADI, NOU, NCU, NCC, LW JAL, JLR, LLI
Pipe 5 [data] -> RF_D3
Pipe5 [Address] -> RF_A3
 rf_write -> Enabled
FOY ADC, ADZ, ACC, ACZ, NDC, NCO, NCZ
Pipe 5 [data] → RF-13
Pipe5 [Address] -> RF-A3
if the conditions are met then
7t_write -> Enabled
 else
xf-write → Disabled.






for LM-SM: (J-type) Stage 1: [Instruction Fetch] PC -> 9 netruction Memory, Pipe 1, Alu2A 9mstr → Pipe 1 +1 -> Alu2-B AW2_c -> Pc_in Stage 2: [decoder] Pipe 1 → Pipe 2 Pipe 1 → Controls. NOTE: We haven't made a particular storage of Control bits in pipeline registers. But have directly used those bits as conditions in if - else statements But as Six has shown control bits in class we have shown them in our datapath.



	Pipes [63-48] -> alu-1A, alu 1 B and operands.
	alu1-c -> Pipe4[79-64].
	sig 1bs -> pipe4 [8-0]
	if (8ig-pipe4 (84 downto 82)] = "000") then
	sig-sub_on <= 'I' else
	else
	sig-Sub_ON € 'D'
\rightarrow	Sig-Sub_ON € '0'. Above loop will ensure that it sure for
	8 cycles.
1 12	
	FOE SM
	only change in condition.
	If (sig-Pipe 5 (100 down to 98) = "000") then Sig_ Sub_on <= '1'
	else
	81g-8ub-on (='0'
	V .
	A THE CONTRACT HER



for SM:] > pipe 4 [79-64] -> mem-add pipe 4 [47-32] -> mem-di pipe 4 [8] -> sig-MW pipe 4 [79-64] -> alus-A alus_c -> pipe 4 [79-64] Stage 5: [Write back]
For LM:
pipe 5 [100-98] -> sig- 97-92 pipe 5 [8] -> sig-1f-write pipe 5 [37 downto 82] -> sig-1f-d3. 8th bit. Pf-write 97-62 gipes-, TA

HAZARD DETECTION AND MITIGATION:

R0 HAZARD:

- As per our understanding of the problem statement, we are considering that the programmer is highly skilled and given specifications of our design, he/she won't run instructions which are 'RO hazard' specific. i.e. none of the instructions will have the destination address as "000", which is the address for PC.
- The above mentioned Hazard is very frequent for such a design in which the PC is in the register file itself.

• Dependencies without R0:

- If the operand register for new instructions is the same as that of
 the destination register of previous instruction, let it be in the
 execution stage or memory stage or writeback stage, there will
 be errors and we can use forwarding directly from those stages.
 One thing to be noted is that in case of conditional execution like
 ADC, ADZ, NDC, NDZ if the respective flags are not set then there
 is no need for forwarding even if the destination register of
 previous instructions are the same.
 - For all these forwarding we are using two muxes and the output is to be given to pipeline reg3 ports data47_32 and data63_48.
 - For ADD, ADC, ADZ, NDU, NDC, NDZ, ADI and other R-type instructions we are forwarding from ALU_1 and thus correcting IMMEDIATE dependencies.

- For ADD, ADC, ADZ, NDU, NDC, NDZ, ADI and other R-type instructions we are also forwarding from 79-64 bits of pipeline register 4 and thus correcting LEVEL 2 dependencies.
- For LW we are forwarding from the mem_d0 LEVEL 2 dependencies.
- For JAL and JLR instructions, forwarding is the same as other R type instructions.
- We can't correct LW immediate dependencies and so we have to stall the pipeline for 1 cycle so that load reaches memory stage and add or nand is in register-read stage and then we do the forwarding from mem_do.

LM-SM hazards:

In case of LM-SM instruction we have to stall pipeline register1, Pipeline register 2 and stop updating the PC.


- o LM:
 - Subtractor is turned ON when LM is in Pipe4
 - Wrp1 ,wrp2 (write enable for pipeline registers) takes input
 0 when LM in pipe3.
 - PC updation stops when LM is in Pipe3.
 - Simultaneously transfer Shifter output into pipe4 when LM is in pipe3
 - When 8 cycles complete:
 - We are checking the above condition by checking sig_pipe4[84-82] != "000"


- After 8 cycles PC updation starts
- Subtractor is turned off, and bits 84-82 of pipeline register 3 are selected as "111"
- wrp<=1 , wrp2<= 1
- All muxes related to LM-SM, start passing normal signals for other instructions.

o SM:

- Subtractor is turned ON when SM is in pipe2
- Wrp1 , wrp2(write enable for pipeline registers) are set 0
 when SM is in pipe 3
- PC updation stops when SM is in pipe3
- Simultaneously transfer Shifter output into pipe3 when SM is in pipe2
- When 8 cycle completes:
 - We are checking the above condition by checking, sig_pipe5[100-98] != "000".
- After 8 cycles PC update starts.
- Subtractor is turned OFF
- wrp<= 1, wrp2<= 1(enable write enable for pipeline registers)</p>
- All muxes related to LM-SM start passing Normal signals for other instructions

RTL SIMULATION RESULTS and TRANSCRIPT:





Sequence of Instructions shown:

1. ADA: opcode: 0001

2. SM: opcode: 0111

3. ADA: opcode: 0001

4. ADI: opcode: 0000

5. SW: opcode: 0101

6. JAL: opcode: 1100

7. BEQ: opcode: 1000

8. BEQ: opcode: 1000

9. ADI: opcode: 0000

10. ADI: opcode: 0000

NOTE: The above results show 10 different instructions. Picture second shows SM instruction which runs for 8 cycles .

NOTE: Transcript and datapath are separately attached as text and pdf files respectively in the zip folder .