




VLSI FISAC-2



⇒ Rise Delay:



$$T_{RISC} = 6RC \quad \{ \text{Best case} \}$$



$$T_{RISE} = 9RC + 3RC + 3RC$$

$$= 15RC \quad \{ \text{Worst case} \}$$

⇒ Fall Delay:




$$T_{FALL} = 9RC + \frac{2R}{3} + \frac{3C}{R} + \frac{2C}{3} + 3C \approx R$$

$$T_{FALL} = 9RC + 2RC + RC$$

$$= 12RC \quad \{ \text{Worst} \}$$

$$T_{FALL} = 9RC \quad (R < 4)$$

Q2

$$\rightarrow G = g_1 \cdot g_2 \cdot g_3 \cdot g_4 = \frac{20}{9}$$

$$M = \frac{C_{out}}{C_{in}} = \frac{40}{10} = 4.$$

$$\therefore \text{Total path effort} = G \cdot M = \frac{20}{9} \cdot 4 = \frac{80}{9} = \underline{\underline{8.89}}$$

$$\rightarrow f = (F)^{1/N} = (8.89)^{1/4} = \underline{\underline{1.23}}.$$

$$\rightarrow g_c \cdot n_c = f \quad g_1 n_1 = 1.23$$

$$x = 10 \times 1.23 = 12.3 \text{ C}$$

$$g = \frac{1.23 \times 12.3}{(5/3)} = 1.8 \text{ C}$$

$$2 = \frac{1.23 \times 1.8}{(M/3)} = 2.3 \cdot 3.6 \text{ C}$$


$$2 = 40 / 1.23 = 23.12 \text{ C}$$

$$\text{Minimum delay} = \sum_{i=1}^n P_i + \sum_{i=1}^n g_c \cdot n_c$$

$$= 6 + 4 \times 1.23$$


$$d_{min} = \underline{\underline{12.92}}$$

Q3

VatQn3-T DRAM:(1) ALLoperation :

Operation	Conditions	Result on Bit-line
Write 1	$\text{Data} = 1, WE\phi_2 = 1, W\phi_2 = 1$	Stores 1 at node
Write 0	$\text{Data} = 0, WE\phi_2 = 1, W\phi_2 = 1$	Stores 0 by discharging
Read 1	$R\phi_2 = 1, \text{Node} = 1 \rightarrow T_3 \text{ on}$	Bitline pulled low
Read 0	$R\phi_2 = 1, \text{Node} = 0 \rightarrow T_3 \text{ off}$	Bitline pulled high

20

(2) Slick diagram :

Legend:
 Hatched = Red
 Dashed = Green
 Dotted = Blue

Vatsal

Q5

0101 sequence detector using NMOS PLA & T-Flip-flops

$$T_1 = Q_1 Q_2' x \rightarrow Q_1' Q_2 x + Q_1 Q_2 x'$$

$$T_2 = Q_2' x' + Q_2 x$$

$$n = Q_1 Q_2 x$$

