




VLSI FISAC-2





⇒ Rise Delay

$$\tau_{rise} = 6RC \text{ (Best case)}$$



$$\tau_{rise} = 9RC + 3RC + 3RC = 15RC \text{ (worst case)}$$

⇒ Fall Delay




$$\tau_{fall} = 9RC \frac{2R}{3} + \frac{3R+2R}{3} + 3RC \frac{R}{3}$$

$$\tau_{fall} = 9RC + 2RC + RC$$

$$= 12RC \text{ (worst)}$$

$$\tau_{fall} = 9RC \text{ (Best)}$$

Q2



$$\rightarrow G = g_1 \cdot g_2 \cdot g_3 \cdot g_4 = \frac{20}{9}$$

$$H = \frac{C_{out}}{C_{in}} = \frac{40}{10} = 4$$

$$\therefore \text{Total path effort} = G \cdot H = \frac{20}{9} \times 4 = \frac{80}{9} = \underline{8.89}$$

$$\rightarrow F = (F)^{1/N} = (8.89)^{1/4} = \underline{1.73}$$

$$\rightarrow g_c \cdot n_c = F \quad g_i h_i = 1.73$$

$$\alpha = 10 \times 1.73 = 17.3 \text{ C}$$

$$g = \frac{1.73 \times 17.3}{(513)} = 1.8 \text{ C}$$

$$2 = \frac{1.73 \times 1.8}{(413)} = 23.36 \text{ C}$$

$$2 = 40 / 1.73 = 23.12 \text{ C}$$


$$\text{Minimum delay} = \sum_{i=1}^n P_i + \sum_{i=1}^n g_i \cdot h_i$$

$$= 6 + 4 \times 1.73$$


$$\underline{d_{min} = 12.92}$$

Q3

3-T DRAM:



② Stick diagram :



Vat



Q3

0101 sequence detector using NMOS PLA & T-Flip flops

$$T_1 = Q_1 Q_2' x + Q_1' Q_2 x + Q_1 Q_2 x'$$

$$T_2 = Q_2' x' + Q_2 x$$

$$n = Q_1 Q_2 x$$



NMOS PLA