

# COA

Textbook - ③


classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

Dr. Anjali Gautam

Computer Architecture  
\* software  
\* set of instruction set Architecture  
computer organisation  
\* Hardware  
\*



AGP slot - Graphics card

PCI slot - sound card, etc.

copper coil → to remove any power spike.

~~Northside~~  
RAM, CPU

Southside  
PCI, AGP

\* [Bus helps in traversing data]

Von Neumann developed basic Architecture of comp.

most famous 1st Gen comp :- IAS computers  
• possessed memory so also called  
stored-program concept.

### Function:-

Data processing

Data storage

Data movement

control

more cores  $\Rightarrow$  more tasks at same time

singlecore  $\Rightarrow$  tasks one by one

volatile - RAM (data will be there till power)

non-volatile - ROM,  
PROM, EEPROM, EEPROM

1 byte = 8 bit

1 word = 8 bytes

32 bit computer :- bus transfer 32 bits at a time.

1<sup>st</sup> Gen comp:-

Drawback:- cathode-anode data transfer time  
 :- insect went inside vacuum tube.  
 :- Glass covering

2<sup>nd</sup> Gen comp:-

:- punch cards for input & printers for output.  
 :- metal covering

Drawback:- lot of heat.

3<sup>rd</sup> Gen comp:-

- Used ICs, contains thousand of transistors
- instead of punch card, used keyboard.

4<sup>th</sup> Gen comp:-

- micro-processor containing many ICs, built on silicon chip made
  - Addition of GUI.
- by Intel.

5<sup>th</sup> Gen comp:-

- Today (1980 - present)
- AI • nanotech • NLP • etc.
- Multicore processor

Moores Law :- Increased density of components on chip.

:- No. of transistors double every year.

:- cost of chip is unchanged.

:- ~~cost~~ High package density & shorter electrical paths, giving high performance.

Machine instructions

Tutor's name \_\_\_\_\_ Date \_\_\_\_\_  
Page \_\_\_\_\_

Assembly Language { MUL R5, R0, R1  
                      DIV R6, (R2, R3)  
                      address

Inst. set format

family	operation	input 1	input 2
10	000000	0001	0011

arithmetic operation.

MIPS -

High      compile      Low      assemble      Machine

Level of abstraction

machine code

Assembler Language

Procedural Languages

Object-oriented Languages

Modelling Languages

## Tutorial -1

Name:- Saurav Vishnu Gitte

Class:- Sec A

Enroll. No:- IIT2022066

Q.1)

### Computer organisation

- The actual implementation of a computer in Hardware
- The organisation describes how it does it.

### Computer Architecture

- The view of computer presented to software developers.
- Architecture describes what the computer does.

### Computer structure

- The way in which components are interrelated

### Computer function


- The operation of each individual component as part of structure.

Q.2)


Four main functions of computer are:-

- Data processing.
- Data storage
- Data movement.
- Control

27 March



Registers.Registers (32).

(MIPS Architecture)      ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>.  
                               \$t<sub>0</sub>    \$t<sub>1</sub>    \$t<sub>2</sub>.


Cache

- small in size
- very fast.
- sits b/w CPU and main memory.

C&lt; M.

Cache Types

cache memory



## $2^3$ complement

ways of representing zero  
 (only 1 way)

(1000) is given to -8

## \* Floating Point Representation

$$\pm b.bbbb * 2^{\pm \text{exp.}}$$

3 fields:- sign, exponent , fraction

S	Exp	Fraction
---	-----	----------

## IEEE floating point Formats :-

- single Precision  
(32 bit)

- Double precision  
(64 bit)

$$1024 + 256.$$

$$\begin{array}{r}
 1024 \\
 128 \\
 \hline
 1252 \\
 64 \\
 \hline
 1216 \\
 32 \\
 \hline
 1248 \\
 16 \\
 \hline
 1269 \\
 18 \\
 \hline
 1276
 \end{array}$$

$$\begin{array}{ccccccccc}
 & \downarrow \\
 1024 & + & 128 & + & 64 & + & 32 & + & 8 + 2 + 1 \\
 & 2^{10} & 2^7 & 2^6 & 2^5 & 2^3 & 2^2 & 2^1 & 2^0
 \end{array}$$

$$(10011101011.001)_2$$

Normalize → I must be present here.

$$\boxed{1.001101010110 \times 2^{+10}}$$

S = 0 for +ve  
I for -ve

←                                    23 22.

S	0	10001001	0011101011001	00000
31	30	Exponent	Mantissa	

Instead of 2's comple, they introduced bias factor of 127.

$$\begin{array}{r}
 127 \\
 + 10 \\
 \hline
 (137)_{10} = (10001001)_2
 \end{array}$$

If exponent was -10, it becomes  $\frac{127}{-10}$

$$(binary)_2 = (117)_{10}$$

ASCII code

A — 65

B — 66

Z — 90

a — 97

b — 98

Z — 122

0 — 48

1 — 49

g — 57

COA Tutorial 2

Q.1)

$$\begin{array}{r} 1 \\ 0110 \\ + 0101 \\ \hline 1011 \end{array}$$

$$\begin{array}{r} 2. \quad 0101 \\ + 0101 \\ \hline 1010 \end{array}$$

$$\begin{array}{r} 3. \quad 1011 \\ + 1110 \\ \hline 11001 \end{array}$$

$$\begin{array}{r} 4. \quad 1001 \\ + 0110 \\ \hline 1111 \end{array}$$

$$\begin{array}{r} 5. \quad 1010 \\ + 1011 \\ \hline 10101 \end{array}$$

$$\begin{array}{r} 6. \quad 1111 \\ + 1001 \\ \hline 11000 \end{array}$$

7.

$$\begin{array}{r} 0110 \\ + 0101 \\ \hline 1011 \end{array}$$

Q.2)

~~$$\begin{array}{r} 8421 \\ 0110 + 0101 = 1011 \\ (4+2) \quad (4+1) \quad (8+2+1) \\ 6 \quad + \quad 5 \quad 11 \end{array}$$~~

2)

~~$$\begin{array}{r} 8421 \\ 0101 + 0101 = 1010 \\ (4+1) \quad (4+1) \quad (8+2) \\ 5 \quad 5 \quad 10 \end{array}$$~~

convert to floating point Represent

$(-0.75)_{10} \longleftrightarrow$  Arithmetic

- 1) Addition
- 2) Multiplication

binary  $(-0.11)_2$


$\begin{array}{r} -0.11 \\ \downarrow \end{array}$

normalize.

$$\therefore -101 \times 2^{-1}$$

$$e = 127 - 1$$

$$= (126)_{10}$$



$$9.999_{10} \times 10^1 + 1.610 \times 10^1$$

$$\begin{array}{r} 9.999 \\ 1.610 \\ \hline 11.609 \end{array}$$

$$\Rightarrow 11.609 \times 10^1$$

$$\Rightarrow 1.1609 \times 10^2$$

convert it to binary & get answer

~~10.1001001001001001001001~~  
exp man

Q]  $9.999 \times 10^{-1} + 1.610 \times 10^{-1}$

$$\rightarrow \cancel{9.999} + 1.610 \times 10^{-1}$$

$$999.9 \times 10^{-1}$$

$$\rightarrow \cancel{1001.610}$$


$$\rightarrow 1001.610 \times 10^{-1}$$

$$\rightarrow 1.001510 \times 10^{-1}$$

$$\rightarrow 1.001510 \times 10^{-1}$$

$$\begin{array}{r} 111 \\ 99.9 \\ + 1.610 \\ \hline 1001.610 \end{array}$$

$$\begin{array}{r} 111 \\ 99.9 \\ + 1.610 \\ \hline 1001.610 \end{array}$$

Half Adder:-

K-Map for Half adder.

$S_0$	1	$C_0$	1
0	1	0	1
1	1	1	1

a)  $S = X\bar{Y} + \bar{X}Y = X \oplus Y$

$$S = (X+Y) \cdot (\bar{X}+\bar{Y})$$

$C = X \cdot Y$

$$= (\overline{X \cdot Y})$$

] Best

b)  $S = (X+Y) \cdot (\bar{X}+\bar{Y})$  ] not good

$$C = X \cdot Y$$

c)  $S = (\overline{C+X \cdot Y})$  ] not good

$$C = X \cdot Y$$

Full-Adder

for 0 carry in, it is same as half adder  
 for 1 carry in, it behaves like full adder.

$$S = x \oplus y \oplus z$$

$$C = xy + (x \oplus y)z$$

carry generate


generated

from input directly

carry propagate

propagated

from another output




Alternative :- Carry-look-ahead (no delay)

classmate \_\_\_\_\_

Date \_\_\_\_\_

Page \_\_\_\_\_

## 4 Bit Ripple - Carry Binary Adder (Delay)



ex:-

$$\begin{array}{r}
 \begin{matrix} & A_3 & A_2 & A_1 & A_0 \\ f & 0 & 1 & 1 & 1 \end{matrix} \\
 + \quad 0 \ 1 \ 0 \ 1 \\
 \hline
 \begin{matrix} & B_3 & B_2 & B_1 & B_0 \\ 0 & 1 & 1 & 1 & 0 \end{matrix}
 \end{array}
 \quad
 \begin{array}{r}
 \begin{matrix} & C_1 & C_0 \\ ① & 0 & 0 \\ ② & 1 & 1 \end{matrix} \\
 + \quad 0 \ 1 \ 0 \ 1 \\
 \hline
 \begin{matrix} & 0 & 1 & 0 & 0 \\ & \downarrow & \downarrow & \downarrow & \downarrow \\ S_4 & S_3 & S_2 & S_1 & S_0 \end{matrix}
 \end{array}$$

Draw back • Until  $C_2$  is <sup>not</sup> available,

$S_2$  cannot be produced.

•  $C_4$  has to wait from  $C_3$  to be generated.

• Hence ripple effect & delay adds up.

AND/OR  $\rightarrow$  1 gate delay

XOR  $\rightarrow$  2 gate delay.

$\therefore$  Gate delay for sum  $\rightarrow 4$

for carry-out  $\rightarrow 4$  gates.

$\therefore$  Total gate delay  $\rightarrow 4$  carry delay + last sum delay


$$\Rightarrow (4 \times 4) + (1 \times 4)$$

$$\Rightarrow [20 \text{ gate delay for ripple}]$$



## Multiplication

### Shift and Add Algorithm


whenever we are performing any task on ALU  
it gives output to accumulator



Multiplicand



Co → count.



93.9L9190  
1101

classmate


Date \_\_\_\_\_  
Page \_\_\_\_\_

count.	M	C	A	Q	operation
4	1011	0	0000	1101	initialisation
		0	1011	1101	$A = A + M$
3		0	0101	1110	shift
2		0	0010	1111	shift
		0	1001	1111	$A = A + M$
1		0	0110	1111	shift
	1	0001	1111		$A = A + M$
0		0	1000	1111	shift


$$(1000 \ 1111)_2 \Rightarrow (143)$$

$$128 + 8 + 4 + 2 + 1 \Rightarrow 128 + 15 \Rightarrow [143]$$

## BOOTH MULTIPLIER:-




H/W structure of booth multiplier



next page

Here we are  
doing arithmetic shift.



Ex1-

$$\begin{array}{r} -7 \\ \times 3 \\ \hline M \end{array}$$

$M = 1001_2$  in 2's comp

$$-M = 0111_2$$

~~Step~~~~2~~

$$1101001 \leftarrow \text{2's comp of } M$$

$101 \leftarrow 2.0$  from result

n A ~~Q~~ Q  $q_0$  operation

1.1101001  $\leftarrow$  initial value of A

+ 00000  $\leftarrow$  facilitate 0 all 0's initialized.

0111  $\leftarrow$  2's comp of M  $A = A - M$

↓↓↓↓      ↓↓↓  
0011110101  $\leftarrow$  Shift A  $q_0$

↓↓↓      ↓↓↓  
0001      1100  $\leftarrow$  Shift A  $q_0$

1010  $\leftarrow$  2's comp of A  $A = A + M$


1101  $\leftarrow$  2's comp of A  $\leftarrow$  Shift

COA Tutorial 3

IEEE format :-

23 bit (single)

52 bit (double)



- Take a number. say 75.5
- separate its integer and fraction part
- convert ~~to~~ to binary

integer part 75  $\Rightarrow$  1001011fraction part 0.5  $\Rightarrow$  0.1

- Write total binary number 1001011.1

- Now convert to normalized form

{ - means shift decimal point until it reaches leftmost '1' }

ans: ~~1000~~ 1.0010111  $\times 2^6$

- No. of places, decimal point shifted, represents power of 2.

- Now, exponent part is 6 + bias

& mantissa part is number after decimal.

- In 32 bit representation(single precision)

bias is +127 (in 8 bits)

In 64 bit representation (double precision)

bias is +1023 (in 11 bits)

## Carry Save Multiplication

$$\begin{array}{r} m_3 \quad m_2 \quad m_1 \quad m_0 \\ \times \quad \underline{q_3 \quad q_2 \quad q_1 \quad q_0} \end{array}$$


$$m_3 q_0 \quad m_2 q_0 \quad m_1 q_0 \quad m_0 q_0$$



$$m_3 q_1 \quad m_2 q_1 \quad m_1 q_1 \quad m_0 q_1 \quad \times$$


$$m_3 q_2 \quad m_2 q_2 \quad m_1 q_2 \quad m_0 q_2 \quad \times \quad \times$$

$$m_3 q_3 \quad m_2 q_3 \quad m_1 q_3 \quad m_0 q_3 \quad \times \quad \times \quad \times$$

$$P_6 \quad P_5 \quad P_4 \quad P_3 \quad P_2 \quad P_1 \quad P_0$$




SlowFast




∴ Division :-

- Restoring
- Non-restoring



4-bit restoring method

Restoring

$$\begin{array}{r}
 00010001 \\
 - 00011 \\
 \hline
 11101
 \end{array}$$

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

Q)  $\frac{11}{3} \Rightarrow 3/2 A$

Ans:-

n M A Q(4bit).

1

00011

$\nwarrow$  00008

1011

(left shift Aq)

00001

1011?

$$A = A - M$$

1110

011?

$Q_0 = 0$

Restore A

2

00001

0110

00010

110?

MHA = A

1111

0110?

2

00010

1100

00101

100?

L

00010

100?

00010

1001

$Q_0$

00101

001?

O

00010


001?

00010.      0011.

$\therefore A = 00010$   
remainder [2]

$Q = 0011$   
quotient = 3



Non-restoring

Q. 11/3 ?

ans.

n

M

A

Q.

4

~~0000~~  
TT000

00000

TT0T

~~00000~~

0000T

011?

3

00000 11110 0 0110

11100 1110?

2

100111111 M-A -1100

=

100111111 100?

101

00010

1001

0000

10000101


001?

0

0

00010

0011



classmate

Date \_\_\_\_\_

Page \_\_\_\_\_