




SEMI CONDUCTOR THEORY



Intrinsic Semiconductor: —





Si has 4 valence electrons.



Ionic Bonding (High difference in electroneg.)
 Covalent Bonding
 Dative Bonding
 Hydrogen Bonding
 metallic Bonding
 ...

Si: Loss: Gain = 4:4 = 1:1
 So, Covalent Bonding in Si.



* movement of electrons in VB creates the movement of holes

* Electron mobility \gg Hole mobility


* Fermi level: maximum occupancy Energy level. All states below the Fermi level are filled with \bar{e} , All states above Fermi level are Empty.

	<u>Si</u>	<u>Ge</u>
movement Hole mobility (up)	$\rightarrow 500 \text{ cm}^2/\text{Vs}$	$1800 \text{ cm}^2/\text{Vs}$ (Units: $\text{cm}^2/\text{V-s}$)
e^- mobility (down)	$\rightarrow 1300 \text{ cm}^2/\text{Vs}$	$3800 \text{ cm}^2/\text{Vs}$ $\left[\frac{(\text{Centimeter})^2}{\text{Volt-second}} \right]$

Band gap (E_g)	1.21 eV (0°K)	0.78 eV (0°K)
	1.1 eV (300°K)	0.72 eV (300°K)


How many atoms are possible per unit volume.	Intrinsic Concentration (n_i)	$1.5 \times 10^{10} / \text{cm}^3$ (300°K)	$2.5 \times 10^{13} / \text{cm}^3$ (300°K)
--	-----------------------------------	---	---


Energy Bands formation in Si-Crystal: —



* one Energy state can accommodate only one e^- .
 * These states they exist in pairs.

4N states
 0 e^-






Extrinsic Semiconductors: —

p-type SC

Add Trivalent atoms (valence-3)

Ex: B, Al, Ga, In
 Dopants used.




p-type SC


n-type SC

Add pentavalent atoms (valence-5) to pure SC.


Ex: P, As, Sb, Bi




n-type SC




$N_A \rightarrow$ Acceptor Concentration






$T \rightarrow$ Temperature




$N_D \rightarrow$ Donor Concentration



Book Integrate Electronics - millman & Halkias.



(for large energy)
Band to Band
Tunneling
(B-B)



(small amount of energy)
Impurity Ionization
(I-I)

↓ produces only majority carriers

↓ majority & minority carriers.

note:

Intrinsic SC:

no. of free electrons = holes ✓

n-type SC:

no. of free electrons \gg holes

p-type SC:

no. of holes \gg free electrons.

Temperature

Extrinsic semiconductor
ex: (n-si)


T (small) \rightarrow $100 \bar{e}$ (I.I) 0 holes

$T \uparrow$ \rightarrow $100,000 \bar{e}$ (B.B)
 $+ 100 \bar{e}$ (I.I)
 $= 100,100$ $100,000$ holes (B.B)


$T \uparrow \uparrow$ \rightarrow $900,000 \bar{e}$ (B.B)
 $+ 100,100 \bar{e}$
 $= 1,000,100 \bar{e}$ \approx $900,000$ holes (B.B)
 $+ 100,000$ holes
 $= 1,000,000$

At High temperatures,
In extrinsic S.C

no. of free electrons \approx no. of holes




Temperature Impact on Conductivity of Ext. SC :-



① mainly Impurity Ionization (I.I) & some Band to Band Tunneling (B.B)

These carriers cause increased conductivity.


② After 300K, B.B dominates & the collisions among the carriers will increase.



At Curie temperature, the minority carriers equal the majority carriers (almost), thus the


the extrinsic SC behaves like an intrinsic SC

③ After Curie Temperature,



The free electrons gain very high energy, they collide with the bounded electrons & free them. This is called "carrier multiplication" (or) "Impact Ionization".


Energy Band Diagram of PN-Diode:—





Note: Fermi level in any electronic device at equilibrium & no applied voltages is always constant throughout the device.

Forward Bias:—

+ve voltage \rightarrow P-side (Anode)
-ve voltage \rightarrow N-side (Cathode)



Earlier lost an electron \rightarrow Turned into Ion
 now it will an electron \rightarrow Turns to normal Dopant.




- note:
- ① electrons conduct in the Conduction Band.
 - ② Holes will conduct in the valence Band.
 - ③ Current Direction is opposite to e^- Direction.
 - ④ current " equal in direction to hole.

$$\begin{array}{ccc} 0 \rightarrow & & \leftarrow e^- \\ I \rightarrow & & I \rightarrow \end{array}$$

- ⑤ Current because of $e^- >$ Current because of hole.
 because $n_n > n_p$.


Reverse Bias:-



- * In FB, E_0 decreases, because shift between the Band edges decreases.
- * In RB, E_0 increases, because shift between the Band edges increases.

Note:-


- * Drift \rightarrow pulling of carriers by the applied voltage.
- Diffusion \rightarrow movement of carriers from High concentration region to low concentration.



Various Junctions of Diode:—

- ① Step Junction
- ② Graded "
- ③ Step-Graded "
- ④ Linearly-Graded "


Step Junction: Abrupt change of doping type at the junction.
& No overlap between Dopants.



(Abrupt means sudden.)

No overlap between dopants at the junction.

Graded Junction: A overlap between the dopants at the junction.





overlap of dopants & no abrupt change.

Step-Graded Junction: A step junction where Dopant concentrations on P-side & N-side are not same.

Linearly-Graded Junction: A Graded junction where the charge density profile varies linearly across the depletion Region.

→ Charge Density (ρ), Electric field Intensity (E) & Electrostatic potential (V) profiles:—





Poisson's equation \rightarrow applicable in the depletion Region.

$$\frac{d^2 V}{dx^2} = -\frac{\rho}{\epsilon} \quad \text{--- (1)}$$

$\rho \rightarrow$ charge density

$\epsilon \rightarrow$ permittivity

$V \rightarrow$ potential

$x \rightarrow$ distance (space)

General expression for Electric field intensity,

$$E = -\frac{dV}{dx} \quad \text{--- (2)}$$

$E \rightarrow$ Electric field intensity.

Get an expression for E in terms of ρ ,

Rewrite eq (1),

$$\frac{d^2 V}{dx^2} = -\frac{\rho}{\epsilon}$$

$$\frac{d}{dx} \left(-\frac{dV}{dx} \right) = \frac{\rho}{\epsilon}$$



substitute eq (2) in above eq,



$$\frac{d}{dx} (E) = \frac{\rho}{\epsilon}$$


$$E = \int \frac{\rho}{\epsilon} dx$$

$$E = \frac{1}{e} \int p \, dx$$

Rewrite eq(2), $E = -\frac{dV}{dx} \Rightarrow V = -\int E \, dx$

① \int step function = Ramp function




② \int Ramp function = parabolic function






- Region
- ① → no opposition for hole. (zero barrier)
 - ② → minimum opposition for hole.
 - ③ → Increased opposition for hole. (because of positive ions)
 - ④ → maximum opposition for hole. (because of e-hole recombination in n-side)


(potential Energy - Barrier for hole)

V-curve







Graded Junction: —



Step-Graded Junction:-



Linearly-Graded Junction:-



Note:

(not 100% preferred)

Step Junction is usually preferred for Zener diodes.
 Graded Junction is usually preferred for normal PN diodes.
 Step-Graded Junction is usually preferred for Emitter-Base Junction of Transistor.
 Linearly-Graded " " " " collector-Base " "

→ Capacitances in Diode : —

Transition Capacitance
(C_T)



* prominent in Reverse Bias

* It is used to design

Varicaps (or) Voltage Variable Capacitors.

(or) Voltcaps.

Integrated Circuit

* In ICs, the Varicaps are used for several applications like,

- LC oscillator circuit
- Amplifiers, etc.

Diffusion Capacitance
(C_D)



* prominent in Forward Bias


* so, time constant ($\tau = RC_D$)


is very low because, in forward bias the resistance (r) is very low.

Transition Capacitance (C_T) : —

It uses depletion Region (or) space-charge Region (or) Transition Region as a Dielectric.

Parallel plate Capacitor —






Here, ^{between} two conducting Regions a non-conducting Region is sandwiched, so it acts like a capacitor.

$C_T = \frac{\epsilon A}{W}$

ϵ ← Area of cross section of diode.
 W ← Length of depletion Region.
 permittivity

$RB \uparrow \Rightarrow W \uparrow \Rightarrow C_T \downarrow$

Voltage Variable Capacitor -




At $V_R = 4V$, the typical values of

$$C_T \approx 20 \text{ pF}$$

$$R_s \approx 8.5 \Omega$$

$$R_r > 1 \text{ M}\Omega$$

Diffusion Capacitance (C_D) -



The capacitance thus formed is called diffusion capacitance.

$$C_D = \frac{\tau I}{\eta V_T}$$

$\tau \rightarrow$ life time of carriers.

$I \rightarrow$ current through diode.

$\eta \rightarrow$ Constant

$V_T \rightarrow$ Thermal voltage.

Here,

$$\tau = \tau_n + \tau_p$$

\uparrow life time of e^- \uparrow life time of holes.

$$\eta = 1, \text{ Germanium}$$

$$= 2, \text{ silicon}$$


$$I = I_0 \left(e^{V/nV_T} - 1 \right)$$

$$\eta_p = 1, \text{ Ge} \\ = 2, \text{ Si}$$

$$V_T = \frac{KT}{q} \approx 26 \text{ mV at } 300^\circ\text{K}.$$

$T \rightarrow$ Temperature (in Kelvin)
 $K \rightarrow$ Boltzmann Constant
 $q \rightarrow$ Charge of carrier.
 $(1.6 \times 10^{-19} \text{ C})$

Generation, Recombination & Lifetime :-



Light Emitting Diode ← LED
LASER

Light Amplification by Stimulated Emission of Radiation.



Life time of Carriers \rightarrow It is the time duration spent by electron in CB & hole in VB to support conduction before undergoing Recombination.

life time of \bar{e} ,

$$\tau_n = \frac{\ln 2}{D_n}$$

lifetime of hole,

$$\tau_p = \frac{l_p^2}{D_p}$$

$l_n \rightarrow$ Diffusion length of e^-

$l_p \rightarrow$ " " hole.

D_n & $D_p \rightarrow$ Diffusion Constants of e^- & hole.

→ Temperature effect on Leakage (I_0): —

* Experimentally, in Si & Ge diodes, the leakage increases with temperature by $7\%/^{\circ}\text{C}$.

$$I_{02} = I_{01} \cdot 2^{(T_2 - T_1)/10}$$

✓

$$(1.07)^{10} \approx 2$$

means, leakage current doubles for every 10°C rise in temperature.

Example

$$T_1 = 20^{\circ}\text{C} \quad (I_{01})$$

$$T_2 = 30^{\circ}\text{C} \quad (I_{02})$$

$$\begin{aligned} I_{02} &= I_{01} \cdot 2^{(30-20)/10} \\ &= I_{01} \cdot 2^{10/10} \end{aligned}$$

$$I_{02} = I_{01} \times 2$$

→ Temperature Impact on V_{γ} : —


Threshold voltage (V_{γ}) decrease if temperature increases.

$$V_{\gamma} = -2.1 \text{ mV}/^{\circ}\text{C} \rightarrow \text{Ge}$$

$$= -2.3 \text{ mV}/^{\circ}\text{C} \rightarrow \text{Si}$$

Threshold voltage (or) cut-in voltage (V_{γ}) → The minimum required to switch on the diode.

→ Current Components in PN-diode : —



At any place in diode,

$$\text{Total Current (I)} = \text{Current due to } \bar{e} + \text{Current due to holes}$$

$$= I_{np} + I_{pp} \quad (\text{P-side})$$

$$= I_{nn} + I_{pn} \quad (\text{n-side})$$

$I_{np} \rightarrow$ Current due to \bar{e} on p-side

$I_{pp} \rightarrow$ " " holes " "

$I_{nn} \rightarrow$ Current due to \bar{e} on n-side

$I_{pn} \rightarrow$ " " holes " "


→ HALL Effect : —

Used to identify Type of extrinsic SC (i.e n-type or p-type)

Introduced by Scientist Edwin Hall.

" If a current carrying extrinsic SC is placed in Transverse (cross sectional) magnetic field, then an electric field induces in a direction perpendicular to both current & magnetic field".

This electric field pulls the majority carriers of SC to the bottom surface (S1 surface).



For n-type SC: S1 surface will be -vely charged.

" p " " : " " +vely " "

Hall voltage,

$$V_H = \frac{B_z I_x}{\rho W_z}$$

$W_z \rightarrow$ width of sc.

$\rho =$ charge density

Electric field Intensity,

$$E_y = \frac{V_H}{dy}$$

$= nq$ (n-type sc) n -e⁻ Conc.

$= pq$ (p-type sc) p -hole Conc.

q - elementary charge.
($1.6 \times 10^{-19} \text{ C}$)

Q1

$$I = I_0 \left(e^{V/\eta V_T} - 1 \right) \approx \underline{\underline{450 \text{ mA}}}$$

$$I_0 = 2 \text{ nA}$$

$$V = 1 \text{ V}$$

$$\Rightarrow \text{Si}, \eta = 2$$

$$\Rightarrow T = 300 \text{ K},$$

$$V_T = 26 \text{ mV}$$

(Thermal voltage)

$$V_T = \frac{\check{K} \check{T}}{q \check{}} = \underline{\underline{26 \text{ mV}}}$$