




Title <b>Master Block Diagram</b>			University of Colorado Boulder Bhishma Low Power Embedded Design Techniques	
Size: <b>A4</b>	Number:	Revision:		
Date: <b>10/22/2019</b>	Time: <b>11:13:38 PM</b>	Sheet <b>2</b> of <b>9</b>		
File: <b>C:\Users\Public\Documents\Altium\Projects\Bhishma\Master_Block.SchDoc</b>				





Relation between input voltage and capacitance required is:  
 $C_{in} \text{ required} = I_{\text{omax}} * \sqrt{V_{\text{out}} * (V_{\text{cc}} - V_{\text{out}})} / V_{\text{cc}}$

Relation between output voltage and capacitance required is:  
 $\text{Difference in } V_{\text{out}} = (\text{Difference in Load current}) (ESR + ((1/8) * f * C_{\text{out}}))$

We have considered a voltage swing of 0.2V. Our required output voltage is 3.3V, and the maximum cutoff voltage for our ICs is given by Wiznet W5100, as 3V.

For safety margin, we have considered 3.1V.

















Switching frequency = 1.5MHz

Value of delta load current came as 0.6mA for a pulse current of 300mA. Factoring all these values in, we get an output capacitance of 20uF and an input capacitance of 1uF. For these parts, ESR = .00456728 ohm.








C43, our bulk capacitor, has a capacitance of 20.79uF at DC bias voltage of 3.3V, which is exactly the capacitance required by our buck circuit to maintain voltage at 3.3V, with a dip of 400mV for worst-case current requirement of 300mA, being drawn by the ethernet processor. This leads to an output voltage of 3.1mV, which is sufficient to drive all our ICs.

Title <b>LTC3550 Power Management - Master</b>			University of Colorado Boulder
Size: <b>A4</b>	Number: *	Revision: 0.1	Bhishma
Date: 10/22/2019	Time: 11:13:38 PM	Sheet 4 of 9	Low Power Embedded Design Techniques
File: C:\Users\Public\Documents\Altium\Projects\Bhishma\PowerManagementMaster.SchDoc			







## Decoupling Capacitors



## Crystal



## Ethernet Connector




Title <b>Wiznet 5100 Ethernet</b>			University of Colorado Boulder
Size: <b>A4</b>	Number: *	Revision: 0.1	Bhishma
Date: 10/22/2019	Time: 11:13:38 PM	Sheet 6 of 9	Low Power Embedded Design Techniques
File: C:\Users\Public\Documents\Altium\Projects\Bhishma\WizNet5100.SchDoc			<b>Altium</b>









## Power Decoupling




## AC/DC converter




## Crystal






## Current sensing






## Voltage Sensing



## Optoisolator circuit



## Headers & Connectors



Title **STPM34 Power Measurement**

Size: **A4**

Number: \*

Revision: 0.1

Date: 10/22/2019 Time: 11:13:38 PM Sheet 9 of 9

File: C:\Users\Public\Documents\Altium\Projects\Bhishma\STPM34Energy\_measurement.SchDoc

University of Colorado  
Boulder  
Bhishma  
Low Power Embedded  
Design Techniques

**Altium**