In this section

- · ARM processor modes and registers
- · Special registers and exception handling
- . ARM and Thumb modes of execution

Processor Modes

Processor Mode	Code	Description		
User	usr	Normal program execution mode		
FIQ	fiq	Entered when a high priority (fast) interrupt is raised		
IRQ	irq	Entered when a low-priority (normal) interrupt is raised		
Supervisor	svc	A protected mode for the operating system (entered on reset and when software interrupt instruction is executed)		
Abort	abt	Used to handle memory access violations		
Undefined	und	Used to handle undefined instructions		
System	sys	Runs privileged operating system tasks		


Registers

- · ARM has 37 registers all of which
- · These registars are:
 - L> 1 dedicated program counter (PC)
 - 1 dedicated current program status registers (CPSR)
 - La 5 dedicated saved program status registers (SPSR)
 - → 30 general-purpose registers (GPR)
- The current processor mode governs which of several register sets is accessible
- · Only 16 registers are visible to a sprific mode of operation
- · Each mode can access


- -> a particular set of registers 10-12
- -> r13 (SP stack pointer)
- -> 14 (LR, link register)
- -> r15 (PC, program counter)
- -> Current program status register (CPSR)
- Privileged modes (except system) can also access a particular
 SPSR

General Purpose Registers

- 6 data types are supported (signed/unsigned)
 L> 8-bit bytes 16-bit half word, 32-bit word
- All ARM operations are 32-bit
 Les shorter data types are only supported by data transfer



Current Program Status Register



Special Registers

- · PC (15)
- . LR (14)
- . SP (r13)
- · CPSR
- · SPSR

Program Counter

- . When the processor is executing in ARM mode
 - L> All instructions are 32-bits wide and must be word aligned
 - Ly The last two bits of PC are zero (ie not used)
 - L. Duc to pipelining, PC points 8 bytes ahead of the cument

instruction or 12 bytes ahead if the current instruction includes a register specific shift


• When the processor is executing in Thumb mode
Lall instructions are 16-bits wide and are holf
word aligned

Ly the last word of the PC is zero (ie not used)

Register Organization Summary

User, SYS	FIQ	IRQ	svc	Undef	Abort
r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11	User mode r0-r7, r15, and cpsr r8 r9 r10 r11	User mode r0-r12, r15, and cpsr	User mode r0-r12, r15, and cpsr	User mode r0-r12, r15, and cpsr	User mode r0-r12, r15, and cpsr
r13 (sp) r14 (lr) r15 (pc)	r13 (sp) r14 (lr)	r13 (sp) r14 (lr)	r13 (sp) r14 (lr)	r13 (sp) r14 (lr)	r13 (sp) r14 (lr)
cpsr	spsr	spsr	spsr	spsr	spsr

Program Status Register



- · (> ALU operation Carried out
- · U -> ALU operation overflowed

ستنط- ۲

T=0 => ARM state

T=1 => Thomb State

Mode bits:

User 10010 IRQ 10111 Abort 11111 System
FIQ 10011 Supervisor 11011 Undefined 10000 10001

When an exception occurs, the processor :-

- · Copies CPSR into SPSR _<mode>
- Set the appropriate bits in CPSR

 > Changes to ARM state

 > Change to related mode

 > Disable IRQ, FIQ.
- Store return address to LR_<mode>
 5 PC gets vector table address
 To return, the acception handler meds to:-

FINISH This!

