

COE608: Computer Organization and Architecture

Mid-Term Exam, Winter 2014

Name:

Student #:

Total time allowed: 80 minutes.


Total Marks: 70

- i) The midterm exam consists of five questions and it has five pages. Answer all questions.
- ii) An instruction set sheet for the MIPS processor is allowed for your reference.
- iii) Estimated time for each question is equivalent to the marks assigned to it.
- iv) Some questions may contain special instructions. Please ensure that you read them carefully.
- v) Your answer should be concise, to the point and in the space provided.
- Q-1. Develop an optimal (i.e. minimum hardware) point-to-point interconnection datapath containing four 1-bit registers (R0, R1, R2 and R3) and suitable size multiplexers that facilitate the following register transfers. Assume that only one set of the transfers (Ta, Tb or Tc) can take place at a time.

Tb:
$$R3 \le R2$$
, $R0 \le R1$, $R1 \le R0$

Marks: (12)

Draw the datapath circuit only and show the control signals at all the control points of the datapath.




Marks: (8)



Q-2. Consider the following While loop code sequence in a C-like language:

Assume that i and k are integers stored in registers \$t0 and \$s5, base address of the *store* array (i.e. store[0]) is in register \$s4 and the store array is of integer type.

(a) Write MIPS assembly code for the above While loop with minimum number of instructions.



(b) How much memory storage is required to store your assembly code developed in part (a)?

Marks: (3) here memory storages are required to store the assembly code developed in part a).

(b) How many memory accesses take place while executing your part (a) assembly code? Assume that initially i = 12, and i = 6 when the while loop exits.

While (store) 12

Marks: (6)



Q-3. (a) Determine a single precision, IEEE 754 floating-point standard representation of $4/3 = (1.333333)_{10}$

 $\frac{4_{10}}{3_{10}} = \frac{100_2}{11_2} = 9.0909 \quad 000010110100010 \quad \frac{Marks: (8)}{10011000}$

n=130-127/ Exponent: 130

0= positive

1000 0010 000 tall 1010 0010 1001 1100

0.0909 X 2=0.1818×2=0.3636 0.3636×2=0.7272 0.7272×2-1.4544 0.4544x2=0.9088 =0.2336 0.9.88x2=1.8176 0.2736x2 0.8176x2=1.6352 =0.41 0.6352x2=1.2704 0.2704x2=0.5408 0.5408x2=1.0816 0.0816 x2=0.1632

(b) Determine the decimal value of the following single precision (IEEE 754 Standard) floating point binary number. Marks: (4)

0101 1001 011 1010 0000 0000 0000 0000

Q-4. (a) List at least two advantages and one disadvantage of a multi-cycle CPU as compared to single-cycle CPU design.


Advantages > it allows for better processing Marks: (6)

efficiency in the computing experience

> allows for dwal, quad-core configuration

Disadvantages—) higher CPI than single CPV
which indicates more cycles and
power wasted for each instruction
being processed

(b) A partial datapath of a single-cycle CPU is given below. Amend the datapath to implement the load and store word (LW and SW) instructions. Justify your amendments/changes in the datapath.





Q-5. Consider two different computer implementations, P1 and P2 of the same Instruction Set Architecture. There are three classes of instructions (X, Y, and Z) in the instruction set. P1 has a clock rate of 1 GHz and computers. C1 compiler is produced by the makers of P1; C2 and C3 have been developed for both where C3 compiler is produced by an independent compiler vendor. The average CPI for each class of instruction on P1 and P2 for the three compilers are given in the following table:

Inst.	CPI on P1	cycles per in stretion			
Class		CPI on P2	Instruction mix for compiler C1	The state of the s	
X	8	3			
Y	6	3	20%	50%	20%
7	0	4	50%	20%	30%
L	4	2	30%	30%	50%

Assume that each compiler uses the same number of instructions for a given benchmark program and the instruction mix is provided in the above table.

Marks: (5+5+3+3)

