

# **COE718: Embedded Systems Design**

**Lecture 2:** 

**Cortex-M3 Microarchitecture Features** 

## ARMv7 ISA – Data Processing

Instruction	Function
ADC	Add with carry
ADD	Add
ADR	Add PC and an immediate value and put the result in a register
AND	Logical AND
ASR	Arithmetic shift right
BIC	Bit clear (Logical AND one value with the logic inversion of another value)
CMN	Compare negative (compare one data with two's complement of another data and update flags)
CMP	Compare (compare two data and update flags)
CPY	Copy (available from architecture v6; move a value from one high or low register to another high or low register); synonym of MOV instruction
EOR	Exclusive OR
LSL	Logical shift left
LSR	Logical shift right
MOV	Move (can be used for register-to-register transfers or loading immediate data)
MUL	Multiply
MVN	Move NOT (obtain logical inverted value)
NEG	Negate (obtain two's complement value), equivalent to RSB


## ARMv7 ISA – Data Processing

Instruction	Function			
ORR	Logical OR			
RSB	Reverse subtract			
ROR	Rotate right			
SBC	Subtract with carry			
SUB	Subtract			
TST	Test (use as logical AND; Z flag is updated but AND result is not stored)			
REV	Reverse the byte order in a 32-bit register (available from architecture v6)			
REV16	Reverse the byte order in each 16-bit half word of a 32-bit register (available from architecture v6)			
REVSH	Reverse the byte order in the lower 16-bit half word of a 32-bit register and sign extends the result to 32 bits (available from architecture v6)			
SXTB	Signed extend byte (available from architecture v6)			
SXTH	Signed extend half word (available from architecture v6)			
UXTB	Unsigned extend byte (available from architecture v6)			
UXTH	Unsigned extend half word (available from architecture v6)			

## ARMv7 ISA

ADC	ADD	ADR	AND	ASR	B	CLZ
BFC	BFI	BIC	CDP	CLREX	CBNZ CBZ	CMN
CMP				DBG	EOR	LDC
LDMIA	BKPT BLX	ADC A	DD ADR	LDMDB	LDR	LDRB
LDRBT	BX CPS	AND A	SR B	LDRD	LDREX	LDREXB
LDREXH	DMB	BL	BIC	LDRH	LDRHT	LDRSB
LDRSBT	DSB	CMN C	MP EOR	LDRSHT	LDRSH	LDRT
MCR	ISB	LDR LD	DRB LDM	LSL	LSR	MLS
MCRR	MRS	LDRH (LD	RSB (LDRSH)	MLA	MOV	MOVT
MRC	MSR	LSL L	SR MOV	MRRC	MUL	MVN
NOP	NOP REV	MUL M	VN ORR	ORN	ORR	PLD
PLDW	REV16 REVSH	POP PU	ISH ROR	PLI	POP	PUSH
RBIT	SEV SXTB	RSB SI	BC STM	REV	REV16	REVSH
ROR	SXTH UXTB	STR ST	RB STRH	RRX	RSB	SBC
SBFX	UXTH WFE	SUB S	VC TST	SDIV	SEV	SMLAL
SMULL	WFI YIELD	CO	RTEX-MO	SSAT	STC	STMIA
STMDB				STR	STRB	STRBT
STRD	STREX	STREXB	STREXH	STRH	STRHT	STRT
SUB	SXTB	SXTH	TBB	TBH	TEQ	TST
UBFX	UDIV	UMLAL	UMULL	USAT	UXTB	UXTH
WFE	WFI	YIELD	П		C	ORTEX-N

## ARMv7 – Unique Instructions



## **ARMv7 Suffixes**

- Instructions do not update the PSR unless a suffix 'S' is appended to the instruction
  - i.e. ADD vs ADDS
- Exceptions: Compare (CMP) and Test (TST, TEQ etc)
- Write to the PSR directly
- 16b Thumb Instructions

### **ARMv7 Suffixes**

#### Table 4.16 Examples of Preindexing Memory Access Instructions

#### Example Description LDR.W Rd, [Rn, #offset]! Preindexing load instructions for various sizes (word, byte, half LDRB.W Rd, [Rn, #offset]! word, and double word) LDRH.W Rd, [Rn, #offset]! LDRD.W Rd1, Rd2,[Rn, #offset]! LDRSB.W Rd, [Rn, #offset]! Preindexing load instructions for various sizes with sign extend LDRSH.W Rd, [Rn, #offset]! (byte, half word) STR.W Rd, [Rn, #offset]! Preindexing store instructions for various sizes (word, byte, half STRB.W Rd, [Rn, #offset]! word, and double word) STRH.W Rd, [Rn, #offset]! STRD.W Rd1, Rd2,[Rn, #offset]!

- For Memory accesses, also has suffixes appended to instruction to indicate size of the word to be loaded or stored
- i.e. LDR(size).W

- Can execute individual instructions conditionally based on the condition flags set by previous instruction(s).
- Cond Execution can be invoked by:
  - Using conditional branches
  - Adding condition code suffixes to instructions

### Conditional Branches

Table 4.1 Suffixes in Instructions		
Suffix	Description	
S	Update Application Program Status register (APSR) (flags); for example: ADD $\underline{S}$ R0, R1; this will update APSR	
EQ, NE, LT, GT, and so on	Conditional execution; EQ = Equal, NE = Not Equal, LT = Less Than, GT = Greater Than, and so forth. For example: $BEQ < Label > $ ; Branch if equal	

### BNE, BLT, BGT etc

В	Branch	
B <cond></cond>	Conditional branch	
BL	Branch with link; call a subroutine and store the return address in LR (this is actually a 32-bit instruction, but it is also available in Thumb in traditional ARM processors)	
BLX	Branch with link and change state (BLX <reg> only)1</reg>	
BX <reg></reg>	Branch with exchange state	-
CBZ	Compare and branch if zero (architecture v7)	
CBNZ	Compare and branch if nonzero (architecture v7)	
IT	IF-THEN (architecture v7)	

- IF-Then-Else structures (IT Blocks)
- Handle small conditional code
- Used to avoid branch penalties
- Maximum 4 conditionally executed instructions
- I = IF, T = Then, E = Else

Example of ITTEE block

```
I — if (R1<R2) then
T — R2=R2-R1
T — R2=R2/2
else
E — R1=R1-R2
R1=R1/2
```

Example of ITTEE block

```
if (R1<R2) then
    R2=R2-R1
    R2=R2/2
else
    R1=R1-R2
    R1=R1/2</pre>
```

LSRGE.W R1.#1 : 4th instruction


	Symbol	Condition	Flag
	EQ	Equal	Z set
	NE	Not equal	Z clear
	CS/HS	Carry set/unsigned higher or same	C set
	CC/LO	Carry clear/unsigned lower	C clear
	MI	Minus/negative	N set
	PL	Plus/positive or zero	N clear
	VS	Overflow	V set
	VC	No overflow	V clear
	HI	Unsigned higher	C set and Z clear
-}	LS	Unsigned lower or same	C clear or Z set
	GE	Signed greater than or equal	N set and V set, or N clear and V clear (N == V)
	LT	Signed less than	N set and V clear, or N clear and V set (N != V)
	GT	Signed greater than	Z clear, and either N set and V set, or N clear and V clear ( $Z == 0$ , $N == V$ )
-	LE	Signed less than or equal	Z set, or N set and V clear, or N clear and V set $(Z == 1 \text{ or } N != V)$
	AL	Always (unconditional)	_

MOVLE R3. R1 :

Instruction Suffixes


```
CMP RO, R1 ; Compare RO and R1 ITTEE \underline{GT} ; If RO > R1 Then ; if true, first 2 statements execute, ; if false, other 2 statements execute MOV\underline{GT} R2, RO ; R2 = RO MOV\underline{GT} R3, R1 ; R3 = R1 MOVLE R2, RO ; Else R2 = R1
```

## **Bit-Banding**




- Address 0x20000000 = SRAM
- 0x40000000 = Peripheral = external RAM, devices, vendor specific memory etc

## Bit-Banding



## Bit-Banding



Bit Band Word Address =

Bit Band Alias Base Address + (Byte Offset \* 32) + (Bit Number \* 4) (1)

<u>Byte Offset</u> = Bit's Bit Band Base Address - Bit Band Base Address (2)

#### where:

#### Byte Offset

Bit's Bit Band Base Address - the base address for the targeted SRAM or peripheral register (i.e. the effective address of the port) (= real address)

Bit Band Base Address - for SRAM = 0x20000000, for Peripherals = 0x40000000

**Bit Band Alias Base Address** - for SRAM = 0x22000000, for Peripherals = 0x42000000

**Bit Number** - the bit position of the targeted register (i.e. pin of the port)

## Benefits of Bit-Banding

Without bit-band

Read 0x20000000 to register

Shift bit 2 to LSB and mask other bits With bit-band

Read from 0x22000008

Mapped to 1 bus transfers

Read data from 0x20000000, and extract bit 2 to register

#### FIGURE 5.6

Read from the Bit-Band Alias.

#### Without bit-band

RO, = 0x20000000 ; Setup address

R1, [R0] ; Read

UBFX.W R1. R1. #2. #1 : Extract bit[2]

#### With bit-band

LDR RO, = 0x22000008 ; Setup address LDR

R1. [R0] : Read



## **DESIGN THIS!**

## **DESIGN THIS!**





Intelligent Hanger (Fashion & Engineering project)

