COE 758: DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Page 1 QUESTIONNAIRE November 5, 2020

Vatsal Shreekant

Student name:

Student number: 500771363					
1. Section: Memory and Cache					
Question 1.1: Determine the cache controller's interface to <u>Cache SRAM</u> .					
a) Number of FPGA pins reserved for SRAM Address Bus =20	[1 mark]				
b) Number of FPGA pins reserved for Cache SRAM Data Bus =32	_ [1 mark]				
c) Select from the list below and print two control lines to be used for Cache S	RAM interface:				
1WE and 2OE	[2 marks]				
Question 1.2: Determine the cache controller's interface to Main Memory (DI	OR-SDRAM)				
a) Number of FPGA pins reserved for the SDRAM Address bus =16	[2 marks]				
Show calculations on the line below:					
Log(4G)/Log(2)					
b) Number of FPGA pins reserved for the SDRAM Data bus =32	[1 mark]				
c) Select from the list below and print <u>two control lines</u> to be utilized for Main DDR-SDRAM interface:	n memory				
1WE_ and 2OE	[2 marks]				
d) Select three synchronization lines to be utilized for DDR-SDRAM interface:					
1RAS; 2CAS and 3Clock_	[3 marks]				
Determination of the Cache controller organization					
Question 1.3: Determine the "Block offset" field associated with the block size bit words in the block) performing the following steps of design:	e (Number of 32-				
Step 1: Determine the bus clock period – $t_{bus} =5 _n$ nS	[1 mark]				
Step 2: Determine the 32-bit data word transfer time – $T wt = $ 2.5	ns [2				
Show calculations on the line below:					

COE 758: DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Page 2 QUESTIONNAIRE November 5, 2020

Twt = Tbus / 2 = 2.5 ns	
Step 3: Determine miss penalty T miss =138.33nsec	[2
Show calculations on the line below:	
Thit =2.5+2.5=5ns; Tmiss = $(7-(0.985*5))/0.015=138.33$ ns	
<u>Step 4:</u> Determine the optimal block size (Number of words in block - N)	
Thus, number of words in block - $N =16$ words marks	[2
Show calculations on the line below:	
T miss = 1.3*((13*5)+N*Twt)+Thit; Thit=5; N =16	
<u>Step 5:</u> Therefore, Block offset = _4bits	[1 mark]
Question 1.4: Determine the "Index" field associated with the number of Cache	entries.
Number of Cache entries = _65536 marks] Show calculations	[2
Snow calculations	
Cache volume/Block Size = 4*1024*1024/(32*4) = 32768	
Index field (number of bits for "Index") =15bits	[1 mark]
Question 1.5: Determine the <u>"TAG" field</u> (number of bits for tag associated with Main memory address area)	the volume of
Number of TAG bits =15 marks]	[1
Show calculations	
Word length – Index length – Block offset	
Question 1.6: Calculate the volume of service cache controller's BRAM	
Volume of BRAM =64 KB	[2 marks]
Show calculations $2R*32768/1024 = 64 KR$	

COE 758: DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Page 3 QUESTIONNAIRE November 5, 2020

Cache performance verification

Question 1.7: 027C124A Rd; 027C124C Wr; 02AC124C Wr; 027C1242 Rd [5 marks]

Reference	TAG	Cache entry #	Word #	Hit?	D-bit
Address (hex) *	(hex)	= Index (hex)	(Decimal)	Y/N	0 or 1
027C124A Rd	027	C124	10	N	0
027C124C Wr	027	C124	12	Y	1
02AC124C Wr	02A	C124	12	N	1
027C1242 Rd	027	C124	2	N	0

Question 1.8: List all references which will initiate the "Write back" procedure

[3 marks]

Reference Address which caused "write back" (hex)	Initial block address to be returned to memory (hex)	Initial block address to be loaded from memory (hex)
02A C124 C	027 C124 0	02A C124 0
027 C124 2	02A C124 0	027 C124 0

Question 1.9: For the above test sequence list references that caused ping-pong effect.

a)	02AC124C	and b)	027C1242	[2 marks]

2. Section: Virtual memory

Question 2.1:

a) Calculate the maximum number of page table entries for Task 1, Task 2.and Task 3:

Maximum number of Page Table entries:

b) Calculate the volume of Main memory (SDRAM) used for all page tables

COE 758: DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Page 4 QUESTIONNAIRE November 5, 2020

	Physical page number field =20 bits mark]	[1		
	Show calculations Log(Memory Volume/Page Size) = log(16GB/16KB)/log(2) = 20			
	Page entry length =1 Bytes	[1 mark]		
	Show calculations			
	20+3 = 23 bits; $23/(4*8) = 0.71$ bytes = 1 Byte; this is because minimum access Bytes	sible data is 4		
	Main memory volume to be reserved for Page Tables =2 MB	[1 mark]		
	Show calculations			
	(1671168 entries)*1Byte/1024 =1632 KB = 2MB			
Qι	nestion 2.2: Determine the following:			
a)	Page offset (hex) =03F0 mark]	[1		
b)	Virtual page number of the addressed data =00D9 mark]	[1		
c)	c) Calculate the physical address of the Page Table entry where Physical page number of th requested data should be found:			
	Page Table Entry address =2C2AB0D9	[2 marks]		
	Show calculations2C2AB000 + 00D9			
d)	I) If the physical page number retrieved from the addressed Page Table entry was valid (exist in the Page Table) and was equal to 01CB7 (hex), calculate the physical address of the requested data.			
Ph	ysical address =1CB703F0	[1.5 marks]		
Sh	ow calculations01CB7 concatenated with page offset 03F0			
e)	Fill the entry of this TLB	[2.5 marks]		

COE 758: DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Page 5 QUESTIONNAIRE November 5, 2020

TLB -entry

V-bit	TAG	Physical Page #	Dirty-bit	Reference bit	
1	00D9	01CB7	1	1	