

In this section

- ARM processor modes and registers
- Special registers and exception handling
- ARM and Thumb modes of execution

## Processor Modes

Processor Mode	Code	Description
User	usr	Normal program execution mode
FIQ	fiq	Entered when a high priority (fast) interrupt is raised
IRQ	irq	Entered when a low-priority (normal) interrupt is raised
Supervisor	svc	A protected mode for the operating system (entered on reset and when software interrupt instruction is executed)
Abort	abt	Used to handle memory access violations
Undefined	und	Used to handle undefined instructions
System	sys	Runs privileged operating system tasks


## Registers

- ARM has 37 registers all of which
- These registers are:
  - ↳ 1 dedicated **program counter** (PC)
  - ↳ 1 dedicated **current program status registers** (CPSR)
  - ↳ 5 dedicated **saved program status registers** (SPSR)
  - ↳ 30 **general-purpose registers** (GPR)
- The current processor mode governs which of several register sets is accessible
- Only 16 registers are visible to a specific mode of operation
- Each mode can access


- a particular set of registers r0-r12
- r13 (SP, stack pointer)
- r14 (LR, link register)
- r15 (PC, program counter)
- Current program status register (CPSR)
- Privileged modes (except system) can also access a particular SPSR

### General Purpose Registers

- 6 data types are supported (signed/unsigned)
  - ↳ 8-bit byte, 16-bit half word, 32-bit word
- All ARM operations are 32-bit
  - ↳ shorter data types are only supported by data transfer



### Current Program Status Register



## Special Registers

- PC (r15)
- LR (r14)
- SP (r13)
- CPSR
- SPSR


## Program Counter

- When the processor is executing in **ARM mode**
  - ↳ All instructions are 32-bits wide and must be word aligned
  - ↳ The last two bits of PC are zero (ie not used)
  - ↳ Due to pipelining, PC points 8 bytes ahead of the current


instruction or 12 bytes ahead if the current instruction includes a register specific shift

- When the processor is executing in **Thumb mode**
  - ↳ all instructions are 16-bits wide and are half word aligned
  - ↳ the last word of the PC is zero (ie not used)

## Register Organization Summary



## Program Status Register



- C → ALU operation Carried out
- V → ALU operation overflowed

### T-bit

T=0 ⇒ ARM state

T=1 ⇒ Thumb state

### Mode bits:

10000	User	10010	IRQ	10111	Abort	11111	System
10001	FIQ	10011	Supervisor	11011	Undefined		

## Exception Handling

When an exception occurs, the processor :-

- Copies CPSR into SPSR <mode>
- Set the appropriate bits in CPSR
  - ↳ changes to ARM state
  - ↳ change to related mode
  - ↳ Disable IRQ, FIQ.
- Store return address to LR <mode>
  - ↳ PC gets vector table address
- To return, the exception handler needs to :-

FINISH This!!

4-bytes  
each  
(32-bit address)

These are addresses

