

Q5: a) Calculate the optimum path delay for the following circuit, where the inverter in the circuit is a unit inverter and C_{inv} is the input capacitance of a unit inverter. (inverter: g=1, p=1; 2-input nand: g=4/3, p=2; 2-input nor: g=5/3, p=2; 4-input nand: g=6/3; p=4). (5 marks) b) Draw the CMOS structure of the nor gate and clearly label the size of each transistor on your drawings. (10 marks) c) What will be the optimal delay if you can insert additional inverters at the end of the 4input nand gate? (5 marks) F= GBH- $= \left(\frac{4}{3}\right) \left(\frac{4}{3}\right) \left(\frac{3}{3}\right) \left(\frac{5}{3}\right) \left($ F 1/4= (5 3333.333330) = 15.196. Cin. (+3) 15.196=15 hipr 10


Blank page


b) NoR Grate-
$$-9m/pN = 15-196cin = hi-$$

$$h_2 = \frac{3V}{X} = \frac{3V}{h_1} = \frac{3V}{15-196}cin$$

$$B \to \sqrt{3}$$

$$3V = (h_2)(15-196)cin$$





c) it more inventors are asked, the dalay would not charge, as they have.

$$3 = 1$$

$$1 = 1$$

$$1 = 1$$