# Ryerson University

# Department of Electrical and Computer Engineering

# ELE734: LOW-POWER DIGITAL INTEGRATED CIRCUITS Mid-Term Examination, October, 2012 Duration: 1.5 hours

Student's Name: 50 Lutton	•••••
Student's Number:	Section:

#### NOTES:

- 1. This is a **Closed Book** examination. No aids other than the approved calculators and 1 sheet (2 pages) of aid sheet are allowed.
- 2. Answer all questions.
- 3. No questions are to be asked in the examination hall. If doubt exists as to the interpretation of any question, the student is urged to submit with the answer paper, a clear statement of any assumptions made.


Question No.	Mark of each question	Mark obtained
Q1	20	
Q2	20	
Q3	20	
Q4	20	
Total	( Out of 80 ):	

#### Q1:

Design a static CMOS gate that has the following output.


$$Out = !(A(B+C)+DE)$$

- a) Draw the transistor-level schematic of your design. Size the transistors to provide a worst case pull-up and pull-down resistance of R (assuming a unit nmos transistor has the resistance of R and a unit pmos transistor has the resistance of 2R). (10 marks)
- b) Draw stick diagram of the gate you designed in Q1 (please clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (5 marks)
- c) Estimate the area of the gate based on your stick diagram. (5 marks)



### Blank page

#### HH 114/14/14/



- ta basic poly on diffusion layout.
- +2 no line Mossing
- +2 basic connections are correct.
- +2 horizontal dimension
- +2 rutical dimension

#### **Q2**:

- a) List the three I-V equations that govern the cutoff, linear, and saturation regions of operation of an ideal nMOS (long-channel/Shockley model) (10 marks).
- b) If one want to increase the threshold voltage through body effect, should the body voltage be increased or decreased? Why? (10 marks).

Ids = 
$$\begin{cases} \theta & \text{(I)} & \text{(I)} \\ \beta & \text{(Vat-Vas)} & \text{(Vas)} \\ \frac{\beta}{a} & \text{(Vat)} & \text{(Vas)} \\ \frac{\beta}{a} & \text{(Vat)} & \text{(Vas)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat)} \\ \text{(Vat)} & \text{(Vat$$


# Blank page

b)  $Vt=Vt_0+\gamma(\lceil \phi_s+Vsb \rceil - \lceil \phi_s \rceil)$  or  $Vt=Vt_0+k_TVsb$ .

body voltage should be decreased (+

because dec body voltage increases Vsb (+3)

Calculate the worst case pull-up and pull-down logic effort and the parasitic delay of the following gate (please account for all internal diffusion capacitances in your calculations). (20 marks)



discharge most caps \* pmos C must be on > nmos C must be off > nmos A+B must be on = A=1B=1C=0=) (2) change up most of dischanged caps (2 mays) \* Tuen B nivos off => tuen B pros on => A=1 B=0

Imark

parasitic delay

tpdr/3Rc= 14 + 2h [mark]

# Blank page

todr = 20 (0.5+0.5)R+80(0.5+0.5)R+6h0(0.5+0.5)R+80.0.5R

= 2RC+8RC+6hRC+4RC

= 148C+6RhRC.

amonto

# Worst case Pull down

1) change most caps [2 marks]

\* pros c must be on => nous c must be off c=0

\* A nmos must be on => pmos A must be off A=1


\* B pmos must be on => B nmos must be off B=0. A=1, B=0, C=0 = initial configuration

a discharge most of changed caps [2 marks]

\* turn B pros of => turn B nros on

A=1, B=1, C=0 =) final configuration

B is switching load = 6hc



8c(0.5+0.5)R+ &c(0.5+0.5)R+6hc(0.5+0.5)R+2c(0.5)R | 2marks


= 8RC+8RC+6hRC+RC

= ITRC+ 6hRC [moule]

tpdf | 3RC = 3+2h

#### **Q4**:

Calculate the optimum path delay and the transistor size for the following circuit, where C<sub>inv</sub> is the input capacitance of the inverter. (inverter: g=1, p=1; 2-input nand: g=4/3, p=2; 2-input nor: g=5/3, p=2; 4-input nand: g=6/3; p=4) (20 marks)



$$h_1 = \frac{\chi_1}{C_{inv}}$$
  $h_2 = \frac{\chi_2}{\chi_1}$   $h_3 = \frac{\chi_3}{\chi_2}$   $h_4 = \frac{500C_{inv}}{\chi_3}$   
 $b_1 = 1$   $b_3 = 1$   $b_4 = 1$   
 $g_1 = 1$   $g_4 = \frac{5}{3}$   $g_3 = \frac{4}{3}$   $g_4 = \frac{6}{3}$ 

$$F = GBH$$
=  $(9.9a939+)(b_1bab3b4)(h_1hah3h4)$  4 mades
=  $(1.\frac{5}{3}.\frac{4}{3}.\frac{6}{3})(1.4.1.1)(\frac{500Cinv}{Cinv})$ 
=  $8888.89$ 


Optimal path delay = 9.71x4+1+2+2+4=47.84.

$$9.h.b_1 = 9.71$$
  $92haba = 9.71$   
 $1.\frac{\chi_1}{Cinv}.4 = 9.71$   $\frac{5}{3}.\frac{\chi_2}{\chi_1}.1 = 9.71$   
 $\chi_1 = 2.43 Cinv$   $\chi_2 = 14.16 Cinv$ 

$$\frac{4}{3}$$
,  $\frac{x_3}{x_2}$ ,  $|=9.71$   $\frac{6}{3}$ ,  $\frac{500\text{Gnv}}{x_3}$ ,  $|=9.71$ 

amoula

#### Blank page



103.12 Cinv = \frac{1}{3} Cinv \cdot \gamma\_3

\( \text{y}\_3 = 51.856 \)