Popular Arm Architecture

ARM7 -> 3 pipeline stages (fetch/decode/execute)

ARM9 -> compatible with ARM7

5 pipeline stages

ARMIO -> 6 stages (Setch/ issue/decode/ execute/momony/write)

	ARM7	ARM9	ARMIOT	ARMII
year	1995	1997	1999	2001
pipeline dopth	3	5	6	8
Typical forg.	80	150	260	3.3.5
Power	0.06	0.19	0-5	0.4
(mW/MHz) Throughput (MIPS/M)	0.97	1, 1	1.3	1.2
Architecture	1 N	H	H	

ARM architecture Us. RISC Archeture

Major Design Fratures: (RISC based architectures)

Instructions - reduced set / single cycle / fixed length

Pipeline - decode in one stage / no need for micro code

Pipeline - decode in one stage / no need for micro code

ARM fratures

- . ARM architecture is different from pure RISC
- . some of these differences are:
 - 1) Variable Cycle execution of certain instructions
 - 2) Thumb mode of operation 16 bit operation