

**QUESTIONNAIRE**

November 5, 2020

Student name: Vatsal Shreekanth

Student number: 500771363

---

**1. Section: Memory and Cache****Question 1.1:** Determine the cache controller's interface to Cache SRAM.

- a) Number of FPGA pins reserved for SRAM Address Bus = 20 [1 mark]
- b) Number of FPGA pins reserved for Cache SRAM Data Bus = 32 [1 mark]
- c) Select from the list below and print two control lines to be used for Cache SRAM interface:
1. WE and 2. OE [2 marks]

**Question 1.2:** Determine the cache controller's interface to Main Memory (DDR-SDRAM)

- a) Number of FPGA pins reserved for the SDRAM Address bus = 16 [2 marks]

Show calculations on the line below:

Log(4G)/Log(2)

---

- b) Number of FPGA pins reserved for the SDRAM Data bus = 32 [1 mark]
- c) Select from the list below and print two control lines to be utilized for Main memory DDR-SDRAM interface:
1. WE and 2. OE [2 marks]
- d) Select three synchronization lines to be utilized for DDR-SDRAM interface:
1. RAS ; 2. CAS and 3. Clock [3 marks]

**Determination of the Cache controller organization****Question 1.3:** Determine the “Block offset” field associated with the block size (Number of 32-bit words in the block) performing the following steps of design:Step 1: Determine the bus clock period –  $t_{bus}$  = 5 nS [1 mark]Step 2: Determine the 32-bit data word transfer time –  $T_{wt}$  = 2.5 ns [2 marks]

Show calculations on the line below:

**QUESTIONNAIRE**

November 5, 2020

$$T_{wt} = T_{bus} / 2 = 2.5 \text{ ns}$$

Step 3: Determine miss penalty  $T_{miss} = \underline{138.33}$  nsec [2 marks]

Show calculations on the line below:

$$T_{hit} = 2.5 + 2.5 = 5 \text{ ns}; T_{miss} = (7 - (0.985 * 5)) / 0.015 = 138.33 \text{ ns}$$

Step 4: Determine the optimal block size (Number of words in block -  $N$ )

Thus, number of words in block -  $N = \underline{16}$  words [2 marks]

Show calculations on the line below:

$$T_{miss} = 1.3 * ((13 * 5) + N * T_{wt}) + T_{hit}; T_{hit} = 5; N = 16$$

Step 5: Therefore, Block offset = 4 bits [1 mark]

**Question 1.4:** Determine the “Index” field associated with the number of Cache entries.

Number of Cache entries = 65536 [2 marks]

Show calculations

$$\text{Cache volume/Block Size} = 4 * 1024 * 1024 / (32 * 4) = 32768$$

Index field (number of bits for “Index”) = 15 bits [1 mark]

**Question 1.5:** Determine the “TAG” field (number of bits for tag associated with the volume of Main memory address area)

Number of TAG bits = 15 [1 marks]

Show calculations

Word length – Index length – Block offset

**Question 1.6:** Calculate the volume of service cache controller’s BRAM

Volume of BRAM = 64 KB [2 marks]

Show calculations

$$\underline{2B * 32768 / 1024 = 64 \text{ KB}}$$

**QUESTIONNAIRE**

November 5, 2020

Cache performance verification**Question 1.7:** 027C124A Rd; 027C124C Wr; 02AC124C Wr; 027C1242 Rd [5 marks]

Reference Address (hex) *	TAG (hex)	Cache entry # = Index (hex)	Word # (Decimal)	Hit? Y/N	D-bit 0 or 1
027C124A Rd	027	C124	10	N	0
027C124C Wr	027	C124	12	Y	1
02AC124C Wr	02A	C124	12	N	1
027C1242 Rd	027	C124	2	N	0

**Question 1.8:** List all references which will initiate the “Write back” procedure [3 marks]

Reference Address which caused “write back” (hex)	Initial block address to be returned to memory (hex)	Initial block address to be loaded from memory (hex)
02A C124 C	027 C124 0	02A C124 0
027 C124 2	02A C124 0	027 C124 0

**Question 1.9:** For the above test sequence list references that caused ping-pong effect.a) 02AC124C and b) 027C1242 [2 marks]**2. Section: Virtual memory****Question 2.1:**

a) Calculate the maximum number of page table entries for Task 1, Task 2.and Task 3:

Maximum number of Page Table entries:

For Task 1 = 16 GB / 16 KB = 1048576 entries = 1 M [1 mark]For Task 2 = 4 GB / 16KB = 262144 entries = 250 K [1 mark]For Task 3 = 5632 MB / 16KB = 360448 entries = 352 K [1 mark]

b) Calculate the volume of Main memory (SDRAM) used for all page tables

**QUESTIONNAIRE**

November 5, 2020

Physical page number field =   20   bits [1 mark]

Show calculations

$$\text{Log}(\text{Memory Volume}/\text{Page Size}) = \log(16\text{GB}/16\text{KB})/\log(2) = 20$$


---

Page entry length =   1   Bytes [1 mark]

Show calculations

$20+3 = 23$  bits;  $23/(4*8) = 0.71$  bytes = 1 Byte; this is because minimum accessible data is 4 Bytes

---

Main memory volume to be reserved for Page Tables =   2   MB [1 mark]

Show calculations

$$(1671168 \text{ entries}) * 1\text{Byte}/1024 = 1632 \text{ KB} = 2\text{MB}$$


---

**Question 2.2:** Determine the following:

a) Page offset (hex) =   03F0   [1 mark]

b) Virtual page number of the addressed data =   00D9   [1 mark]

c) Calculate the physical address of the Page Table entry where Physical page number of the requested data should be found:

Page Table Entry address =   2C2AB0D9   [2 marks]

Show calculations   2C2AB000 + 00D9  

d) If the physical page number retrieved from the addressed Page Table entry was valid (exist in the Page Table) and was equal to 01CB7 (hex), calculate the physical address of the requested data.

Physical address =   1CB703F0   [1.5 marks]

Show calculations   01CB7 concatenated with page offset 03F0  

e) Fill the entry of this TLB [2.5 marks]

**QUESTIONNAIRE**

*November 5, 2020*

**TLB –entry**

<b>V-bit</b>	<b>TAG</b>	<b>Physical Page #</b>	<b>Dirty-bit</b>	<b>Reference bit</b>
1	00D9	01CB7	1	1