**MARKS: 7+4** 

## **COE718: Hardware Software Codesign of Embedded Systems**

Midterm Exam Fall Semester

Student Name and ID:	
· · · · · · · · · · · · · · · · · · ·	

## **Total Time Allowed: 70 Minutes**

**Maximum Marks: 50** 

- i. The examination has 4 pages and 4 questions. Answer all the questions.
- ii. To earn maximum credit, your answer must be concise, to the point and in the given space.
- iii. All questions are not of the same difficulty and value. Consider this when allocating time for their solutions.
- 1. (a) van Neumann and Harvard architectures are being employed in the design of embedded processors. Explain briefly the main differences between these two architectures. Which of these architectures is suitable for high performance CPUs?
  - Justify your answer by providing examples of CPUs that are based on each of the architecture.

1. (b) ARM CPUs are mostly employed to design embedded computers for a large number of real world application. List and explain at least two such applications that use an ARM CPU core.

2.	(a) ARM Cortex M3 CPU has a much faster response time to multiple interrupts as compared to some other
	CPUs. Explain briefly how the faster response is achieved in Cortex M3 CPU?  MARKS: 6
	<b>(b)</b> ARM CPUs (e.g. ARM7TDMI or Cortex M3) has been designed targeting handheld devices. Identify at least two specific features of ARM CPU programming/architecture that facilitate smaller size code? Justify
	your answer in detail.  MARKS: 6

b) SystemC can be used for embedded system modeling at the transaction level.  RUE or FALSE?  c) ARM Cortex M3 CPU employs an efficient technique to access bit-wise status/data information from eripheral devices.  RUE or FALSE?  d) ARM Cortex M3 CPU is a 16-bit processor with 16 registers.  RUE or FALSE?	Indicate (in the space provided) whether the following are TRUE or FALSE. To obtain full m question, include <b>SHORT</b> comments in support of your answer.  M.		
e) ARM Cortex M3 CPU employs an efficient technique to access bit-wise status/data information from eripheral devices.  RUE or FALSE?  d) ARM Cortex M3 CPU is a 16-bit processor with 16 registers.  RUE or FALSE?  e) PLL block is a critical component to realize a CPU soft core (e.g. NIOS-II) on an FPGA device.  RUE or FALSE?	a) ARM Cortex M3 CPU is based on Harvard architecture.  FRUE or FALSE?		
e) ARM Cortex M3 CPU employs an efficient technique to access bit-wise status/data information from eripheral devices.  RUE or FALSE?  d) ARM Cortex M3 CPU is a 16-bit processor with 16 registers.  RUE or FALSE?  e) PLL block is a critical component to realize a CPU soft core (e.g. NIOS-II) on an FPGA device.  RUE or FALSE?			
eripheral devices.  RUE or FALSE?  d) ARM Cortex M3 CPU is a 16-bit processor with 16 registers.  RUE or FALSE?  e) PLL block is a critical component to realize a CPU soft core (e.g. NIOS-II) on an FPGA device.  RUE or FALSE?	b) SystemC can be used for embedded system modeling at the transaction level.  "RUE or FALSE?		
d) ARM Cortex M3 CPU is a 16-bit processor with 16 registers.  RUE or FALSE?  e) PLL block is a critical component to realize a CPU soft core (e.g. NIOS-II) on an FPGA device.  RUE or FALSE?	c) ARM Cortex M3 CPU employs an efficient technique to access bit-wise status/data	information from	
PRUE or FALSE?  Public to the property of the property	eripheral devices.  RUE or FALSE?		
f) Conditional execution is a useless feature of ARM CPUs for compact application code.	d) ARM Cortex M3 CPU is a 16-bit processor with 16 registers.  RUE or FALSE?		
f) Conditional execution is a useless feature of ARM CPUs for compact application code.			
	e) PLL block is a critical component to realize a CPU soft core (e.g. NIOS-II) on an FF RUE or FALSE?	PGA device.	
	f) Conditional execution is a useless feature of ARM CPUs for compact application con RUE or FALSE?	de.	

**4.** (a) Consider a periodic task set with the following three independent tasks, where C is the execution time and T is time period of a task.

**Task P1:** C1 = 10, T1 = 60 **Task P2:** C2 = 25, T2 = 50 **Task P3:** C3 = 15, T3 = 150

Are these tasks are schedulable if RMS (Rate Monotonic Scheduling) based priority is employed? Justify your answer by providing complete details of your solution.

MARKS: 7

**4. (b)** Add the following fourth task to the task set of part (a)

**Task P4:** C4 = 15, T4 = 75

Verify if the system with four tasks is schedulable or not. Provide all the details of your approach and the solution.

MARKS: 8