## Arm Architecture (Part 2) September 21, 2020 4:32 PM


· Basic concept of pipelining

What is pipelining?


- . a mechanism for overlapped execution of several input sets

  La partition some computations into a set of K sub-computations
  - · nominal increase in cost of implementation
  - · very significant speed up (idally k)

A real-life example.



- · wash some clothes
- · single machine does Wash, Dry and Iron.




- · Its an alternative, we split machine into 3 smaller machines
- . If we each sub-machine takes T/3 time, then

$$T_{\text{total}} = (2+N) \frac{1}{3} \approx \frac{NT}{3} + N \rightarrow \infty$$

Details of Pipelining








## Extending Cocept to Processor Pipelining

- · The same concept can be extended to processor pipelining
- . If you want to increase spread by k

Alternative 1: Replicate hard were k-times

Alternative 2: Split the computations to k stages.

- · Need for buffering
  - In hardware pipelining, we read a latch both sucressive stages.
     to hold intermediate results.



Calculations: Speed up and Efficiency.

Some notations

7 -> clock period of the pipeline

Maximum delay

$$T_{m} = \max \{t_{i}\}$$

$$T_{m} + d_{L}$$

Total time to process N data points (pipelinad)

$$\tau_{k} = ((k-1) + N) \tau$$

$$= (k-1) \tau + N\tau$$

Equivalent non-pipelined processor:

Speed-up of k-stages over equivalent non-pipelined processor.

$$S_{K} = \frac{T_{np}}{T_{K}} = \frac{NkT}{NT+(K-1)T} = \frac{Nk}{N+(K-1)}$$

$$\approx \frac{\chi}{\eta \kappa}$$

· Pipe line efficiency:


La How close is the performance to its ideal?

$$E_k = \frac{S_k}{k} = \frac{N}{N + (k-1)}$$

Pipeline throughput

La Number of operations completed per unit of time

$$H_k = \frac{N}{T_K} = \frac{N}{[(k-1)+N]^{\gamma}}$$



ARM pipelining Example

ARMF-TDMI

Fetch Decode Execute

ARM 9- TDMI

Fetch Derode Execute Memory Write.

Pipelining in ARM7

