

Lab 3

Faculty of Engineering and Architectural Science

Department of Electrical and Computer Engineering

Course Number	ELE 734
Course Title	Low-Power Digital Integrated Circuits
Semester/Year	F2020
Lab No	03
Instructor Name	Dr. Andy Ye
Section No	06

Submission Date	11/15/2020
Due Date	11/15/2020

Name	Student ID	Signature*
Vatsal Shreekant	500771363	420 ·

^{*}By signing above, you attest that you have contributed to this submission and confirm that all work you have contributed to this submission is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at:

www.ryerson.ca/senate/current/pol60.pdf

Contents

1. Pre-Lab	4
1.1	4
Figure 1: Unskewed: Inverter, NOR2 and NAND2 gates	4
Figure 2: Low-skewed: Inverter, NOR2 and NAND2 gates	4
Figure 3: High-skewed: Inverter, NOR2 and NAND2 gates	5
1.2	6
Figure 4: Rising, falling, and average logic effort for the unskewed, high-skewed and low-sket NAND2 gate	
Figure 5: Rising, falling, and average logic effort for the unskewed, high-skewed and low-sket NOR2 gate	
2. Post-Lab	8
2.1 Schematic of NOR2 and NAND2 gates	8
Figure 6: Schematic of NOR2 gate	8
Figure 7: Schematic of NAND2 gate	9
2.2 Schematic of Testbench of NOR2 and NAND2 gates	10
Figure 8: Schematic of NOR2 Testbench (skew testing)	10
Figure 9: Schematic of NAND2 Testbench (skew testing)	11
2.3 Delay measurement for unskewed, high-skewed and low-skewed NOR2 and NAND2 gates	12
Figure 10: Schematic of NOR2 Transient Response	12
Table 1: Delay Measurement for NOR2 (unskewed, high-skewed and low-skewed)	12
Figure 11: Schematic of NAND2 Transient Response	13
Table 2: Delay Measurement for NAND2 (unskewed, high-skewed and low-skewed)	13
2.4 Layout and Extracted Views of the Unskewed NOR2 and NAND2 gates	14
Figure 12: Layout View of NOR2	14
Figure 13: Extracted View of NOR2	15
Figure 14: Layout View of NAND2	16
Figure 15: Extracted View of NAND2	17
2.5 Post-layout simulation comparing delay measurement for unskewed NAND2 and NOR2 gat	es18
Figure 16: Unskewed NOR2 Transient Response	18
Figure 17: Unskewed NOR2 Parametric Analysis	18
Figure 18: Unskewed NAND2 Transient Response	19
Figure 19: Unskewed NAND2 Parametric Analysis	19

1. Pre-Lab

1.1.

Unskewed:




Figure 1: Unskewed: Inverter, NOR2 and NAND2 gates.

Lo-Skewed:




Figure 2: Low-skewed: Inverter, NOR2 and NAND2 gates.






Figure 3: High-skewed: Inverter, NOR2 and NAND2 gates.

1.2

NAND 2:

Maskewed - down

Maskewed - down

Maskewed - down

$$g_{x} = \frac{C_{1x}}{C_{1xy}} = \frac{2+2}{2+1} = \frac{1}{3}$$
 $f_{x} = \frac{C_{1x}}{C_{1xy}} = \frac{2+2}{2+1} = \frac{1}{3}$
 $f_{x} = \frac{C_{1x}}{C_{1xy}} = \frac{2+2}{2+1} = \frac{1}{3}$
 $f_{x} = \frac{C_{1x}}{C_{1xy}} = \frac{2+2}{2+1} = \frac{1}{3}$
 $f_{x} = \frac{C_{1x}}{2+1} = \frac{2+2}{3} = \frac{1}{3}$
 $f_{x} = \frac{C_{1x}}{2+1} = \frac{2+2}{2+1} = \frac{1}{3}$
 $f_{x} = \frac{C_{1x}}{2+1} = \frac{2+2}{2} = \frac{1}{3}$
 $f_{x} = \frac{C_{1x}}{2+1} = \frac{1}{3}$

Figure 4: Rising, falling, and average logic effort for the unskewed, high-skewed and lowskewed NAND2 gate.

(3007/1363)

NDR2:

Maskewed - Up

$$\int_{0}^{100} \int_{0}^{100} \int_{0$$

Figure 5: Rising, falling, and average logic effort for the unskewed, high-skewed and lowskewed NOR2 gate.

gay (hi- Skewed) = gay = 1.94465

2. Post-Lab

2.1 Schematic of NOR2 and NAND2 gates




Figure 6: Schematic of NOR2 gate




Figure 7: Schematic of NAND2 gate

2.2 Schematic of Testbench of NOR2 and NAND2 gates




Figure 8: Schematic of NOR2 Testbench (skew testing)




Figure 9: Schematic of NAND2 Testbench (skew testing)

<u>2.3 Delay measurement for unskewed, high-skewed and low-skewed NOR2 and NAND2 gates.</u>

Transient Response (NOR)




Figure 10: Schematic of NOR2 Transient Response

Table 1: Delay Measurement for NOR2 (unskewed, high-skewed and low-skewed)

	Unskewed	High-skewed	Low-skewed
Rising Delay (s)	94.01p	73.37p	121.63p
Falling Delay (s)	Falling Delay (s) 93.89p		89.63p

Transient Response (NAND)




Figure 11: Schematic of NAND2 Transient Response

Table 2: Delay Measurement for NAND2 (unskewed, high-skewed and low-skewed)

	Unskewed	High-skewed	Low-skewed
Rising Delay (s)	108.9p	93.56p	147.7p
Falling Delay (s) 125.6p		132.5p	112.4p

2.4 Layout and Extracted Views of the Unskewed NOR2 and NAND2 gates




Figure 12: Layout View of NOR2




Figure 13: Extracted View of NOR2




Figure 14: Layout View of NAND2




Figure 15: Extracted View of NAND2

2.5 Post-layout simulation comparing delay measurement for unskewed NAND2 and NOR2 gates.

Transient Response (NOR)




Figure 16: Unskewed NOR2 Transient Response




Figure 17: Unskewed NOR2 Parametric Analysis

Transient Response (NAND)




Figure 18: Unskewed NAND2 Transient Response




Figure 19: Unskewed NAND2 Parametric Analysis

Table 3: Delay Measurement for NOR2 NAND2 (Schematic vs Extracted)

	NOR2		NAND2	
	Schematic	Extracted	Schematic	Extracted
Rising Delay (s)	93.89p	94.01p	108.9p	101.3p
Falling Delay (s)	93.65p	93.65p	125.6p	121.4p

3 Conclusion

This lab explored different types of characteristics and the layout of a NOR2 and NAND2 gates. The static and dynamic simulations were performed through Transient and Parametric analysis. It was observed that the results obtained in the net list window were similar for both NOR2 and NAND2 testbenches. The deviations between extracted and schematic view was very low for the falling and rising delays. This can be seen when observing the results listed in Table 3. Thus, it can be assumed that this lab was successful in execution.

ELE 734