Date: December Student name: Vatsal Shreekant *15. 2020* Student number: 500771363 **Section 1:** *Memory subsystem organization* **Question 1.1: Organization of CPU-Cache Bus** 1) What type of memory devices should be used for cache data buffering (Underline the correct variant below): a) Static RAM; b) Dynamic RAM; c) EDO-RAM; d) SDRAM (1 mark) 2) Select the bus type (Underline the correct variant): (1 mark) a) Serial synchronous; b) Parallel synchronous d) Parallel asynchronous c) Serial asynchronous: 3) Select necessary control and synchronization signals (underline correct) to be included in the bus for CPU-to-Cache interface (2 marks) Address/Data Valid; RAS; CAS; WE; OE; Bus Clock; Byte select 4) Determine number of CPU-to-Cache bus lines: 4B = 32bits (1 mark) 5) Calculate maximum CPU Data transaction rate (in MB per second) taking in account shared address/data bus organization: (2 marks) Show calculations: CPU bus data rate = $(400810^6 *4)/(1024*1024) = 1525.87$ MB/s **Question 1.2: Organization of Cache – Main Memory Bus** 1) What type of memory devices should be used for Main memory for this system? (Underline the correct variant below): a) Static RAM; b) Dynamic RAM; c) EDO-RAM; d) SDRAM (1 mark) 2) Select the bus type (Underline the correct variant): (1 mark) a) Serial synchronous; b) Parallel synchronous d) Parallel asynchronous c) Serial asynchronous; 3) Select necessary control and synchronization signals (underline correct) to be included in the bus for Cache - Main Memory Bus: **Control lines:** Address/Data Valid; RAS; CAS; WE; OE; Bus Clock; (1 mark) Synchronization: Address/Data Valid; RAS; CAS; WE; OE; Bus Clock (1 mark) 4) Calculate number of Address lines (1 mark) Show calculations: $\log(256 \text{ M}) = \log(2^28)/\log(2)/2$ = 14 lines 5) Calculate total number of lines in the Main memory bus including address and data lines + control and synchronization lines determined above in Q 1.2.3):

Show calculations: _32+1RAS+1CAS+1clk+1WE_	=_36	lines (2 marks)
6) Calculate the average Memory bus bandwidth tak (RAS +CAS latency) and burst length following that a) Determine the latency for SDRAM access (R	ne steps below:	ne
Show calculations:(1/200*10^6)*15	=75	nsec (1 mark)
a) Calculate the period of time for one burst transfer T $bt = (RAS + CAS \ latency) + N*t$, where N is numbe time over the bus Show calculations: $Tbt = 7.5E-9+(16*1/200)=155$ n	r of words in burst and t	– is word transfer (2 mark)
b) Calculate the average Memory bus bandwidth by bytes are number of bytes transferred within one bur		s / Tbt, where N (2 marks)
$BWmm = (4/155E-9)/(1024^3)$	=	_0.024GB/s
 Section 2: Virtual memory and Cache interaction Question 2.1 a) As per TLB current content, which page was number _02A4 b) Was the recent access to the page read or write. c) As per current content of Page Table, list two running task segment (e.g. 0000X) below: 	recently used? Write the te? (Underline): Rd W	(1 mark) r (1 mark)
1) 0382 2) 0188 Question 2.2: The CPU request is to <u>read data</u> from	the Virtual address = 000	005010 h,
Determine the following: • Virtual page # =00005 Page of TLB hit or miss =	offset =010	(1 mark) (1 mark)
If miss, calculate the physical address of the Page Ta	ble entry where the phys	ical page number of
the requested data should be found Page table entry address = 28C73205		(1 mark)
Physical page number =02C0		(1 mark)
• Physical address =02C0010		(1 mark)

•	Determine the best <u>TLB-entry</u> (in Figure.2) to be modified after reference	
	and fill up the TLB entry after the reference:	(3 marks)

Entry #	V-bit	TAG	Physical page #	D-bit	R-bit
02C0	1	00005	02C0	1	1

• Cache hit or miss = miss

(1 mark)

• Cache index = _01_____; Block Offset = ___0____

(1 mark)

• Fill up the Cache entry: in Cache bank <u>after the reference</u>:

(3 marks)

Index	V-bit	D-bit	R-bit	TAG
01	1	1	1	02A2

Ouestion 2.3

CPU issues the request to read data from the virtual address VA = 00002030 (Rd), Determine the following:

• Virtual page # = __00002_____ Page offset = __030____

(1 mark)

• TLB hit or miss = hit_____

(1 mark)

• Physical page # _02A4_____ Physical address = _02A4030____

• Out of the Physical Address word determine:

(1.5 marks) Block offset = 0; Index = 03; TAG = <math>02A4

• Is it hit or miss in Cache? = hit

(1 mark)

If hit, which Cache bank is referenced? 0

• Which data-word is sent to CPU according to Figure 5? Word# 2B480921 (0.5 mark)

Should write back procedure be initiated? Yes or No (underline correct) (1 mark)

Indicate values of V, D and R bits in **TLB** after the reference:

(1.5 marks)

V = 1; D = 0; R = 1

Indicate values of V, D and R bits in **Cache** after the reference:

(2 marks)

Cache bank # $___0$; $V = ___1$; $D = __0$; $R = __1$

Question 2.4

CPU issues the request to write data to the virtual address $VA = 0000402$	2F (Wr)
Determine the following: • Virtual page # = _00004 Page offset =02F	(1 mark)
• TLB hit or misshit	(1 mark)
• Physical page# = 02A0 Physical address = _02A002F	(1 marks)
• Cache hit or miss _= miss	(1 marks)
<u>Show:</u> Block offset = _F, Index =02, TAG = _02A0_	(1.5 marks)
• If miss, from which Cache bank the block should be replaced?	(1 marks)
Indicate: Cache bank #1;	
• Should write back procedure be initiated? Yes or No (underline cor	rect) (1 mark)
If "Yes", indicate physical start address of the block to be written back to	o Memory:
Start address =02CF	(2 mark)
Indicate physical start address of the block to be loaded into the Cache fi	rom the Memory:
Start address = 02A0	(2 mark)
• Indicate values of V, D and R bits in <u>TLB after the reference:</u>	(1.5 marks)
$V = _1_; D = _0_; R = _1$	
• Indicate values of V, D and R bits in <u>Cache after the reference:</u>	(2 marks)
Cache bank #1; V =1; D =1; R =	1

Section 3: Video-output subsystem organization

Question 3.1 Synchronous signal generator design:	
Calculate the frequencies of the following:	
i) Vertical synchronization signal $Fvs =120$ Hz	(0.5 mark)
ii) Horizontal synchronization signal <i>F hs</i> = (120*1080)_=_129.6KHz	(1 marks)
Show calculations	
iii) Video-clock generator if each pixel generation needs 2 clock cycles.	
Video-clock rate (Video-CLK frequency) Fvclk =497.664MHz	(2 marks)
Show calculations(1920*1080*120)	
Question 3.2 Video-Frame memory design (for graphic mode):	
1) Calculate the total volume of Video-RAM in Graphic mode, which should produce one page is used for displaying the current video-frame and another paraccumulate data for the next video-frame. Determine width of pixel-word (number of bits per RGB pixel) Show calculations: Pixel word=Red=10bits, Green=12bits, Blue=10bits= 10	ge is needed to (1 mark)
Total number of pixels in video-frame =2,073,600_pixels Show calculations:1920*1080 = 2,073,600_	(2 marks)
Total volume of the Video-RAM = $(2,073,600*4*2)/(1024^2)$ = 15.82 ME	(2 marks)
2) Calculate required data access (cycle) time for Video-RAM memory chips: Note: This time must not exceed pixel display time (assuming that R, G and accessed in simultaneously as one data-word) Video-RAM data access time = _4.0187 ns	B codes can be (3 marks)
C1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Show calculations $1/(120*1920*1080) = 4.0187 * 10^-9$	

Show calculations(1920*1080*120*4)/(1024^2)_= 949.21875	_
1) Calculate the <u>volume of the Character ROM</u> which contains images of all 4 (with 256 possible symbols in each when each symbol is encoded by 16 x 2 Show calculations(16*24*256)/(8*1024) = 12 KB	· / -
Total Character ROM volume =12KB	2 marks)
2) Calculate the volume of the Video-text RAM to be reserved for encoding (80 characters per line x 64 lines), when each symbol can be displayed in on Show calculations	
Each symbol should be encoded by= $log(256) = 8$ Bytes	(1 mark)
Total Video-text memory volume = 10,240Bytes	(2 marks)
Show calculations_(80*64)*(1B+1B) = 10,240	
The above system is equipped with I/O Processor (PPU) to provide access to the for the Video-output sub-system and secondary data storage based on solid stat Kingston HyperX <u>120 GB</u> 2.5 in SATA3 SandForce SF-2281 (Figure 1):	•
Question 4.1	
<u>Underline</u> the type of arbitration scheme used in the Peripheral Processing Unit (B based PPU) on the Block diagram shown in Figure 1:	us-bridge 1 mark)
 a) Centralized serial (Daisy chain) arbitration; b) <u>Centralized parallel arbitration;</u> c) Distributed arbitration with self-selection; d) Distributed arbitration by collision detection. 	
Question 4.2	
For the above SSD with total volume of 120 GB calculate the maximum number of can be stored on SSD if the page size is equal to 4096 Words (1 word = 4Bytes).	f pages which
Number of pages to be stored in SSD =7,864,320	(2 marks)
Show calculations(120*2^30)/(4096*4) = 7864320 Question 4.3	

SSD Kingston HyperX <u>120 GB</u> 2.5in SATA3 SandForce SF-2281 provides the following Rd/Wr characteristics: Rd/Wr transfer rate = 512 MB/sec via serial high speed SATA bus. The PPU provides the "transparent" transfer mode with the block size for each transfer = 64 Byte / transfer. SSD controller's time overhead is negligible. Each Bus request (BR) & Bus grant (BG) process requires (in average) 24 ns. Calculate the following:

1)	Number of blocks to be transferred to/from SSD to deli 4Bytes) from/to Main memory.	ver or return one	Page (4096 x (2 marks)
	Number of blocks =(4096*4)/64 = 256		
2)	Period required for one block transfer via SATA with 5 BR&BG overhead)	12 MB/s transfer	rate (without (2 marks)
	Block transfer time = $(64)/(512*1024^2) = 119.2*10^{-1}$	9=_119	.2 ns
3)	Page fault penalty (page replacement time) taking in act worst case scenario requires returning the "dirty" page new (requested) page to the Main memory.	1 0	-
	Page fault penalty = $(119.2*2)+24 = 262.4$ ns	= 0.2624	micro sec.