```
1
     library ieee;
 2
     use ieee.std_logic_1164.ALL;
 3
     ENTITY control IS
 4
     PORT(
 5
     clk, mclk : IN STD_LOGIC;
     enable : IN STD_LOGIC;
 6
 7
     statusC, statusZ : IN STD_LOGIC;
     INST : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
 8
 9
     PC_Mux : OUT STD_LOGIC;
10
     IM_MUX1, REG_Mux : OUT STD_LOGIC;
     IM_MUX2, DATA_Mux : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
     ALU_op : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
12
     inc_PC, ld_PC : OUT STD_LOGIC;
13
     clr_IR : OUT STD_LOGIC;
14
     ld_IR : OUT STD_LOGIC;
15
16
     clr_A, clr_B, clr_C, clr_Z : OUT STD_LOGIC;
17
     ld_A, ld_B, ld_C, ld_Z : OUT STD_LOGIC;
18
     T : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
19
     wen, en : OUT STD_LOGIC);
20
     END control;
21
22
     ARCHITECTURE description OF control IS
23
     TYPE STATETYPE IS (state_0, state_1, state_2);
24
     SIGNAL present_state: STATETYPE;
25
26
27
     ----- OPERATION DECODER -----
     PROCESS (present_state, INST, statusC, statusZ, enable)
28
29
     BEGIN
30
     case enable is
     when '0' =>
31
32
        PC_Mux <= '0';
33
        IM_MUX1 <= '0';</pre>
        REG_Mux <= '0';
34
        IM_MUX2 <= "00";
35
        DATA_Mux <= "00";
36
37
        ALU_op <= "000";
38
        inc_PC <= '0';
        ld_PC <= '0';
39
        clr_IR <= '0';
40
        ld_IR <= '0';
41
       clr_A <= '0';
42
        clr_B <= '0';
43
        clr_C <= '0';
44
        clr_Z <= '0';
45
        ld_A <= '0';
46
        ld_B <= '0';
47
48
        ld_C <= '0';
        ld_Z <= '0';
49
     when '1' =>
50
51
        case present_state is
52
        when state_0 =>
53
           PC_Mux <= '0';
           IM_MUX1 <= '0';</pre>
54
           REG_Mux <= '0';</pre>
55
           IM_MUX2 <= "00";
56
           DATA_Mux <= "00";
57
           ALU_op <= "000";
58
           inc_PC <= '0';
59
60
           ld_PC <= '0';
           clr_IR <= '0';
61
62
           ld_IR <= '1';
```

Page 1 of 12 Revision: control

```
clr_A <= '0';
 63
 64
             clr_B <= '0';
             clr_C <= '0';
 65
             clr_Z <= '0';
 66
             ld_A <= '0';
 67
             ld_B <= '0';
 68
             ld_C <= '0';
 69
 70
             ld_Z <= '0';
 71
         when state_1 =>
             ld_PC <= '1';
 72
             inc_PC <= '1';
 73
 74
             if(INST(31 downto 28) = "0000") then -- LDAI
 75
                PC_Mux <= '0';
                IM_MUX1 <= '0'</pre>
 76
                REG_Mux <= '0';
 77
                IM_MUX2 <= "00";</pre>
 78
                DATA_Mux <= "00";
 79
                ALU_op <= "000";
 80
 81
                clr_IR <= '0';
                ld_IR <= '0';</pre>
 82
                clr_A <= '0';
 83
                clr_B <= '0';
 84
                clr_C <= '0';
 85
                clr_Z <= '0';
 86
                ld_A <= '1';
 87
                ld_B <= '0';
 88
                ld_C <= '0';
 89
                ld_Z <= '0';
 90
 91
             elsif(INST(31 downto 28) = "0001") then -- LDBI
                PC_Mux <= '0';
 92
                IM_MUX1 <= '0'
 93
                REG_Mux <= '0';
 94
 95
                IM_MUX2 <= "00";</pre>
                DATA_Mux <= "00";
 96
                ALU_op <= "000";
 97
                clr_IR <= '0';
 98
 99
                ld_IR <= '0';
100
                clr_A <= '0';
                clr_B <= '0';
101
                clr_C <= '0';
102
                clr_Z <= '0';
103
                ld_A <= '0';
104
                ld_B <= '1'
105
                ld_C <= '0';
106
                ld_Z <= '0';
107
             elsif(INST(31 downto 28) = "0010") then -- STA
108
109
                PC_Mux <= '0';
                IM_MUX1 <= '0';</pre>
110
                REG_Mux <= '0';</pre>
111
                IM_MUX2 <= "00";
112
113
                DATA_Mux <= "00";
                ALU_op <= "000";
114
                clr_IR <= '0';
115
                ld_IR <= '0';</pre>
116
                clr_A <= '0';
117
                clr_B <= '0'
118
                clr_C <= '0';
119
                clr_Z <= '0';
120
                ld_A <= '0';
121
                ld_B <= '0';
122
                ld_C <= '0';
123
124
                ld_Z <= '0';
```

```
elsif(INST(31 downto 28) = "0011") then -- STB
125
126
                PC_Mux <= '0';
                IM_MUX1 <= '0';</pre>
127
                REG_Mux <= '1';
128
               IM_MUX2 <= "00";
129
               DATA_Mux <= "00";
130
               ALU_op <= "000";
131
               clr_IR <= '0';
132
133
               ld_IR <= '0';
               clr_A <= '0';
134
               clr_B <= '0';
135
               clr_C <= '0';
136
               clr_Z <= '0';
137
               ld_A <= '0';
138
               ld_B <= '0'
139
               ld_C <= '0'
140
               ld_Z <= '0';
141
            elsif(INST(31 downto 28) = "1001") then -- LDA
142
               PC_Mux <= '0';
143
               IM_MUX1 <= '0';
144
               REG_Mux <= '0';
145
               IM_MUX2 <= "00";</pre>
146
147
               DATA_Mux <= "01";
               ALU_op <= "000";
148
               clr_IR <= '0';
149
               ld_IR <= '0';
150
               clr_A <= '0';
151
               clr_B <= '0'
152
               clr_C <= '0';
153
154
               clr_Z <= '0';
               ld_A <= '1';
155
               ld_B <= '0';
156
157
                ld_C <= '0';
               ld_Z <= '0';
158
           elsif(INST(31 downto 28) = "1010") then -- LDB
159
               PC_Mux <= '0';
160
161
               IM_MUX1 <= '0';</pre>
162
               REG_Mux <= '1';
               IM_MUX2 <= "00";
163
               DATA_Mux <= "01";
164
               ALU_op <= "000";
165
               clr_IR <= '0';
166
               ld_IR <= '0';
167
               clr_A <= '0'
168
               clr_B <= '0'
169
               clr_C <= '0';
170
               clr_Z <= '0';
171
172
               ld_A <= '0';
               ld_B <= '1';
173
                ld_C <= '0';
174
                ld_Z <= '0';
175
176
            else
               PC_Mux <= '0';
177
                IM_MUX1 <= '0';</pre>
178
                REG_Mux <= '0';</pre>
179
                IM_MUX2 <= "00";
180
                DATA_Mux <= "00";
181
               ALU_op <= "000";
182
               clr_IR <= '0';
183
               ld_IR <= '1';
184
               clr_A <= '0';
185
186
               clr_B <= '0';
```

Page 3 of 12 Revision: control

```
187
                clr_C <= '0';
                clr_Z <= '0';
188
                ld_A <= '0';
189
                ld_B <= '0';
190
                ld_C <= '0';
191
                ld_Z <= '0';
192
193
             end if;
        when state_2 =>
194
195
            ld_PC <= '0';
             inc_PC <= '0';
196
             if(INST(31 downto 28) = "0100") then -- LUI
197
                PC_Mux <= '0';
198
199
                IM_MUX1 <= '1'</pre>
                REG_Mux <= '0'
200
201
                IM_MUX2 <= "00";</pre>
                DATA_Mux <= "10";
202
                ALU_op <= "010";
203
                clr_IR <= '0';
204
205
                ld_IR <= '1';
                clr_A <= '0';
206
                clr_B <= '1'
207
                clr_C <= '0';
208
                clr_Z <= '0';
209
                ld_A <= '1';
210
                ld_B <= '0';
211
                ld_C <= '1';
212
                ld_Z <= '1';</pre>
213
           elsif(INST(31 downto 28) = "0101") then -- JMP
214
                PC_Mux <= '0';
215
216
                IM_MUX1 <= '0';
217
                REG_Mux <= '0'
                IM_MUX2 <= "00";
218
219
                DATA_Mux <= "00";
220
                ALU_op <= "000";
                clr_IR <= '0';
221
                ld_IR <= '1';
222
                clr_A <= '0';
223
224
                clr_B <= '0';
                clr_C <= '0';
225
                clr_Z <= '0';
226
                ld_A <= '0';
227
                ld_B <= '0';
228
                ld_C <= '0'
229
                ld_Z <= '0';
230
             elsif(INST(31 downto 28) = "0110") then -- BEQ
231
                if(statusZ = '1') then
232
                   PC_Mux <= '0';
233
234
                   IM_MUX1 <= '0';</pre>
                   REG_Mux <= '0';</pre>
235
                   IM_MUX2 <= "00";
236
237
                   DATA_Mux <= "00";
                   ALU_op <= "011";
238
239
                   inc_PC <= '0';
                   ld_PC <= '1';</pre>
240
                   clr_IR <= '0';
241
                   ld_IR <= '1';</pre>
242
                   clr_A <= '0'
243
                   clr_B <= '0';
244
                   clr_C <= '0';
245
                   clr_Z <= '0';
246
                   ld_A <= '0';
247
248
                   ld_B <= '0';
```

Page 4 of 12 Revision: control

```
249
                   ld_C <= '0';
250
                   ld_Z <= '0';
251
                end if;
             elsif(INST(31 downto 28) = "1000") then -- BCO
252
                if(statusC = '1') then
253
                   PC_Mux <= '0';
254
                   IM_MUX1 <= '0';</pre>
255
256
                   REG_Mux <= '0';
257
                   IM_MUX2 <= "00";</pre>
                   DATA_Mux <= "00";
258
                   ALU_op <= "000";
259
                   inc_PC <= '0';
260
                   ld_PC <= '1';
261
                   clr_IR <= '0';
262
                   ld_IR <= '0';
263
                   clr_A <= '0'
264
                   clr_B <= '0';
265
                   clr_C <= '0';
266
                   clr_Z <= '0';
267
                   ld_A <= '0';
268
                   ld_B <= '0';
269
                   ld_C <= '0';
270
271
                   ld_Z <= '0';
272
                end if;
             elsif(INST(31 downto 28) = "0111") then
273
274
                CASE INST(27 downto 24) is
                   when "0000" => -- ADD
275
                       PC_Mux <= '0';
276
277
                       IM_MUX1 <= '0';</pre>
278
                       REG_Mux <= '0';
                       IM_MUX2 <= "00";
279
                       DATA_Mux <= "10";
280
281
                       ALU_op <= "010";
                       clr_IR <= '0';
282
                       ld_IR <= '1';
283
                       clr_A <= '0';
284
                       clr_B <= '0';
285
286
                       clr_C <= '0';
                       clr_Z <= '0';
287
                       ld_A <= '1';
288
                       ld_B <= '0';
289
                       ld_C <= '1';
290
                       ld_Z <= '1';
291
                   when "0001" => -- ADDI
292
                       PC_Mux <= '0';
293
                       IM_MUX1 <= '0';</pre>
294
                       REG_Mux <= '0';
295
                       IM_MUX2 <= "01";</pre>
296
                       DATA_Mux <= "10";
297
                       ALU_op <= "010";
298
                       clr_IR <= '0';
299
                       ld_IR <= '1';
300
                       clr_A <= '0';
301
                       clr_B <= '0';
302
                       clr C <= '0';
303
                       clr_Z <= '0';
304
                       ld_A <= '1';
305
                       ld_B <= '0';
306
                       ld_C <= '1';
307
                       ld_Z <= '1';</pre>
308
                   when "0010" => -- SUB
309
310
                       PC_Mux <= '0';
```

Page 5 of 12 Revision: control

```
IM_MUX1 <= '0';</pre>
311
312
                       REG_Mux <= '0';
                       IM_MUX2 <= "00";
313
                       DATA_Mux <= "10";
314
                       ALU_op <= "110";
315
                       clr_IR <= '0';
316
                       ld_IR <= '1';</pre>
317
318
                       clr_A <= '0';
319
                       clr_B <= '0';
                       clr_C <= '0';
320
                       clr_Z <= '0';
321
                       ld_A <= '1';
322
                       ld_B <= '0';
323
                       ld_C <= '1';
324
                       ld_Z <= '1';
325
                    when "0011" => -- INCA
326
                       PC_Mux <= '0';
327
                       IM_MUX1 <= '0';</pre>
328
                       REG_Mux <= '0';</pre>
329
                       IM_MUX2 <= "10";</pre>
330
                       DATA_Mux <= "10";
331
                       ALU_op <= "010";
332
333
                       clr_IR <= '0';
                       ld_IR <= '1';</pre>
334
                       clr_A <= '0';
335
                       clr_B <= '0';
336
                       clr_C <= '0';
337
                       clr_Z <= '0';
338
                       ld_A <= '1';
339
340
                       ld_B <= '0';
                       ld_C <= '1';
341
                       ld_Z <= '1';</pre>
342
                    when "0100" => -- MUL2B
343
                       PC_Mux <= '0';
344
                       IM_MUX1 <= '0';
345
                        REG_Mux <= '0';
346
                        IM_MUX2 <= "00";
347
348
                       DATA_Mux <= "10";
                       ALU_op <= "100";
349
                       clr_IR <= '0';
350
                       ld_IR <= '1';
351
                       clr_A <= '0';
352
                       clr_B <= '0';
353
                       clr_C <= '0';
354
                       clr_Z <= '0'
355
                       ld_A <= '1';
356
                       ld_B <= '0';
357
358
                       ld_C <= '1';
                       ld_Z <= '1';</pre>
359
                    when "0101" => -- CLRA
360
361
                       PC_Mux <= '0';
362
                       IM_MUX1 <= '0';</pre>
                        REG_Mux <= '0';
363
                        IM_MUX2 <= "00";
364
                        DATA_Mux <= "00";
365
                       ALU_op <= "000";
366
                       clr_IR <= '0';
367
                       ld_IR <= '1';</pre>
368
                       clr_A <= '1';
369
370
                       clr_B <= '0';
                       clr_C <= '0';
371
372
                        clr_Z <= '0';
```

Page 6 of 12 Revision: control

Project: control

```
373
                       ld_A <= '0';
374
                       ld_B <= '0';
                       ld_C <= '0';
375
                       ld_Z <= '0';
376
                    when "0110" => -- CLRB
377
                       PC_Mux <= '0';
378
379
                       IM_MUX1 <= '0';</pre>
380
                       REG_Mux <= '0';
381
                       IM_MUX2 <= "00";</pre>
                       DATA_Mux <= "00";
382
                       ALU_op <= "000";
383
                       clr_IR <= '0';
384
                       ld_IR <= '1';
385
                       clr_A <= '0';
386
                       clr_B <= '1'
387
                       clr_C <= '0'
388
                       clr_Z <= '0';
389
                       ld_A <= '0';
390
                       ld_B <= '0';
391
                       ld_C <= '0';
392
                       ld_Z <= '0';
393
                    when "0111" => -- CLRC
394
                       PC_Mux <= '0';
395
                       IM_MUX1 <= '0';</pre>
396
                       REG_Mux <= '0';
397
                       IM_MUX2 <= "00";</pre>
398
                       DATA_Mux <= "00";
399
                       ALU_op <= "000";
400
                       clr_IR <= '0';
401
402
                       ld_IR <= '1';
                       clr_A <= '0';
403
                       clr_B <= '0';
404
405
                       clr_C <= '1';
                       clr_Z <= '0';
406
                       ld_A <= '0';
407
                       ld_B <= '0';
408
                    when "1000" => -- CLRZ
409
410
                       PC_Mux <= '0';
                       IM_MUX1 <= '0';</pre>
411
                       REG_Mux <= '0';</pre>
412
                       IM_MUX2 <= "00";</pre>
413
                       DATA_Mux <= "00";
414
                       ALU_op <= "000";
415
                       clr_IR <= '0';
416
                       ld_IR <= '1';
417
                       clr_A <= '0';
418
                       clr_B <= '0';
419
420
                       clr_C <= '0';
                       clr_Z <= '1';
421
                       ld_A <= '0';
422
                       ld_B <= '0';
423
                       ld_C <= '0';
424
                       ld_Z <= '0';
425
                    when "1001" => -- SCO
426
                       PC_Mux <= '0';
427
                       IM_MUX1 <= '0';</pre>
428
                       REG_Mux <= '0';
429
                       IM_MUX2 <= "00";
430
                       DATA_Mux <= "00";
431
                       ALU_op <= "111";
432
                       clr_IR <= '0';
433
434
                       ld_IR <= '1';
```

Page 7 of 12 Revision: control

```
435
                       clr_A <= '0';
                       clr_B <= '0';
436
                       clr_C <= '0';
437
                       clr_Z <= '0';
438
                       ld_A <= '0';
439
                       ld_B <= '0';
440
                       ld_C <= '1';
441
                       ld_Z <= '0';
442
443
                   when "1010" => -- TSTZ
                       if(statusZ = '1') then
444
                           PC_Mux <= '1';
445
                           IM_MUX1 <= '0';</pre>
446
                           REG_Mux <= '0';
447
                           IM_MUX2 <= "00"
448
449
                           DATA_Mux <= "00";
                           ALU_op <= "000";
450
                           inc_PC <= '1';
451
                           ld_PC <= '1';
452
453
                          clr_IR <= '0';
                          ld_IR <= '1';</pre>
454
                          clr_A <= '0';
455
                          clr_B <= '0';
456
                          clr_C <= '0';
457
                          clr_Z <= '0';
458
                          ld_A <= '0';
459
                          ld_B <= '0';
460
                          ld_C <= '0';
461
                          ld_Z <= '0';
462
463
                       end if;
464
                    when "1011" => -- AND
                       PC_Mux <= '0';
465
                       IM_MUX1 <= '0';</pre>
466
                       REG_Mux <= '0';
467
                       IM_MUX2 <= "00";
468
                       DATA_Mux <= "10";
469
                       ALU_op <= "000";
470
                       clr_IR <= '0';
471
472
                       ld_IR <= '1';</pre>
                       clr_A <= '0';
473
                       clr_B <= '0';
474
                       clr_C <= '0';
475
                       clr_Z <= '0';
476
                       ld_A <= '1';
477
                       ld_B <= '0';
478
                       ld_C <= '1';
479
                       ld_Z <= '1';</pre>
480
                    when "1100" => -- SEQ
481
482
                       PC_Mux <= '0';
                       IM_MUX1 <= '0';</pre>
483
                       REG_Mux <= '0';
484
                       IM_MUX2 <= "00";
485
                       DATA_Mux <= "00";
486
                       ALU_op <= "011";
487
                       clr_IR <= '0';
488
                       ld_IR <= '1';
489
                       clr_A <= '0';
490
                       clr_B <= '0';
491
                       clr_C <= '0';
492
                       clr_Z <= '0';
493
                       ld_A <= '0';
494
                       ld_B <= '0';
495
496
                       ld_C <= '1';
```

Page 8 of 12 Revision: control

```
ld_Z <= '1';</pre>
497
                    when "1101" => -- ORI
498
                       PC_Mux <= '0';
499
                       IM_MUX1 <= '0';</pre>
500
                       REG_Mux <= '0';
501
                       IM_MUX2 <= "01";
502
                       DATA_Mux <= "10";
503
504
                       ALU_op <= "001";
505
                       clr_IR <= '0';
                       ld_IR <= '0';</pre>
506
                       clr_A <= '0';
507
                       clr_B <= '0';
508
                       clr_C <= '0';
509
                       clr_Z <= '0';
510
                       ld_A <= '1';
511
                       ld_B <= '0';
512
                       ld_C <= '1';
513
                       ld_Z <= '1';</pre>
514
                    when "1110" => -- DECA
515
                       PC_Mux <= '0';
516
                       IM_MUX1 <= '0';</pre>
517
                       REG_Mux <= '0';
518
                       IM_MUX2 <= "10";</pre>
519
520
                       DATA_Mux <= "10";
                       ALU_op <= "110";
521
                       clr_IR <= '0';
522
                       ld_IR <= '1';
523
                       clr_A <= '0';
524
                       clr_B <= '0';
525
526
                       clr_C <= '0';
527
                       clr_Z <= '0';
                       ld_A <= '1';
528
                       ld_B <= '0';
529
                       ld_C <= '1';
530
                       ld_Z <= '1';
531
                    when "1111" => -- DIV2B
532
533
                       PC_Mux <= '0';
534
                       IM_MUX1 <= '0';</pre>
                       REG_Mux <= '0';
535
                       IM_MUX2 <= "00";
536
                       DATA_Mux <= "10";
537
                       ALU_op <= "101";
538
                       clr_IR <= '0';
539
                       ld_IR <= '1';
540
                       clr_A <= '0';
541
                       clr_B <= '0';
542
                       clr_C <= '0';
543
544
                       clr_Z <= '0';
                       ld_A <= '1';
545
                       ld_B <= '0';
546
                       ld_C <= '1';
547
                       ld_Z <= '1';
548
                    when others =>
549
                       PC_Mux <= '0';
550
                       IM_MUX1 <= '0';</pre>
551
                       REG_Mux <= '0';
552
                       IM_MUX2 <= "00";
553
                       DATA_Mux <= "00";
554
                       ALU_op <= "000";
555
                       clr_IR <= '0';
556
                       ld_IR <= '0';
557
558
                       clr_A <= '0';
```

Page 9 of 12 Revision: control

```
559
                      clr_B <= '0';
                      clr_C <= '0';
560
561
                      clr_Z <= '0';
                      ld_A <= '0';
562
                      ld_B <= '0';
563
                      ld_C <= '0';
564
                      ld_Z <= '0';
565
                end case;
566
            end if;
567
         when others =>
568
            PC_Mux <= '0';
569
            IM_MUX1 <= '0';</pre>
570
            REG_Mux <= '0'
571
            IM_MUX2 <= "00";
572
573
            DATA_Mux <= "00";
            ALU_op <= "000";
574
            ld_PC <= '0';
575
             inc_PC <= '0';
576
            clr_IR <= '0';
577
            ld_IR <= '1';</pre>
578
            clr_A <= '0';
579
            clr_B <= '0';
580
            clr_C <= '0';
581
            clr_Z <= '0';
582
            ld_A <= '0';
583
             ld_B <= '0';
584
            ld_C <= '0';
585
            ld_Z <= '0';
586
587
         end case;
588
      end case;
589
      END process;
590
591
592
      ----- STATE MACHINE -----
593
594
      PROCESS (clk, enable)begin
595
      case enable is
596
      when '1' =>
597
         if (clk'event and clk = '1') then
598
            case present_state is
599
                when state_0 =>
                   present_state <= state_1;</pre>
600
                   T <= "010";
601
602
                when state_1 =>
603
                   present_state <= state_2;</pre>
                   T <= "100";
604
605
                when state_2 =>
                   present_state <= state_0;</pre>
606
                   T <= "001";
607
608
            end case;
         end if;
609
610
      when others =>
         present_state <= state_0;</pre>
611
612
      end case;
      END process;
613
614
615
616
      ----- DATA MEMORY INSTRUCTIONS -----
617
      PROCESS (mclk, clk, INST)
618
      BEGIN
619
620
```

```
IF(mclk'EVENT and mclk = '0') THEN
621
622
      IF(present_state = state_1 AND clk = '0') THEN
623
         if(INST(31 downto 28) = "0000") then -- LDAI
624
            en <= '0';
            wen <= '0';
625
         elsif(INST(31 downto 28) = "0001") then -- LDBI
626
627
            en <= '0';
            wen <= '0';
628
629
         elsif(INST(31 downto 28) = "0010") then -- STA
            en <= '1';
630
            wen <= '1';
631
         elsif(INST(31 downto 28) = "0011") then -- STB
632
633
            wen <= '1'
634
635
         elsif(INST(31 downto 28) = "1001") then -- LDA
636
            en <= '1';
            wen <= '0';
637
         elsif(INST(31 downto 28) = "1010") then -- LDB
638
639
            en <= '1';
            wen <= '0';
640
641
         else
642
            en <= '0';
643
            wen <= '0';
         end if;
644
      ELSIF(present_state = state_2 AND clk = '1') THEN
645
646
         if(INST(31 downto 28) = "0000") then -- LDAI
            en <= '0';
647
            wen <= '0';
648
649
         elsif(INST(31 downto 28) = "0001") then -- LDBI
650
            en <= '0';
651
            wen <= '0';
         elsif(INST(31 downto 28) = "0010") then -- STA
652
653
            en <= '0';
            wen <= '0';
654
         elsif(INST(31 downto 28) = "0011") then -- STB
655
            en <= '0';
656
657
            wen <= '0';
658
         elsif(INST(31 downto 28) = "1001") then -- LDA
659
            en <= '0';
            wen <= '0';
660
         elsif(INST(31 downto 28) = "1010") then -- LDB
661
            en <= '0':
662
            wen <= '0';
663
664
         else
            en <= '0';
665
            wen <= '0';
666
667
         end if;
      ELSIF(present_state = state_1) THEN
668
         if(INST(31 downto 28) = "0000") then -- LDAI
669
            en <= '0';
670
            wen <= '0';
671
         elsif(INST(31 downto 28) = "0001") then -- LDBI
672
            en <= '0';
673
            wen <= '0';
674
         elsif(INST(31 downto 28) = "0010") then -- STA
675
            en <= '1';
676
            wen <= '1'
677
678
         elsif(INST(31 downto 28) = "0011") then -- STB
679
            en <= '1';
680
            wen <= '1';
         elsif(INST(31 downto 28) = "1001") then -- LDA
681
682
            en <= '1';
```