

Ryerson University
Department of Electrical and Computer Engineering
ELE734: LOW-POWER DIGITAL INTEGRATED CIRCUITS
Mid-Term Examination, October 2018
Duration: 1.5 hours

Student's Name: *Solution*

Student's Number: Section:

NOTES:

1. This is a **Closed Book** examination. No aids other than the approved calculators are allowed.
2. Answer all questions.
3. **No questions are to be asked** in the examination hall. If doubt exists as to the interpretation of any question, the student is urged to submit with the answer paper, a clear statement of any assumptions made.

<i>Question No.</i>	<i>Mark of each question</i>	<i>Mark obtained</i>
Q1	20	
Q2	20	
Q3	20	
Total (Out of 60):		

Q1:


Design a static CMOS gate that has the following output.

$$Out = \overline{!(A*B*C+D)}$$

- Draw the transistor-level schematic of your design. Sizing is not required. (8 marks)
- Draw stick diagram of the gate that you have designed (*please minimize layout area by maximizing diffusion sharing* and clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (8 marks)
- Estimate the area of the gate based on your stick diagram. (4 marks)

$$Out = \overline{A \cdot B \cdot C + D}$$


Pull down network




$$Out = \overline{A \cdot B \cdot C \cdot \overline{D}}$$

$$= (\overline{A+B+C}) \cdot \overline{D}$$


Pull up network



Together



Blank page





$$40\lambda \times 48\lambda = 1920\lambda^2$$


Q2:

Assume the on-resistance of a unit nMOS is 15Kohms and the on-resistance of a unit pMOS is 30Kohms. Also assume the drain, source, and gate capacitances of a unit transistor are all equal to 15fF. Using Elmore delay to calculate the delay of the gate when the input of the gate is transitioned from A=1, B=1, C=1 to A=1, B=1, C=0. **Please assume diffusion sharing is always used to minimize layout area of the gate.** (20 marks)

3



5 marks



caps right.


2.5 marks

Out of 7.5 marks
 2.5 some sort of RC tree
 5 wrong diffusion sharing
 7.5 everything right


$$\frac{15}{6} = \frac{5}{2} = 2.5$$

Blank page

A=1 B=1 C=1



A=1 B=1 C=0



everything else right.

5 mails

$$30\text{pF} + 30\text{pF} + 90\text{pF} + 300\text{pF} = 450\text{pF}$$

$$\begin{aligned} \text{delay} &= 450\text{pF} \cdot 15\text{k}\Omega + 90\text{pF} \cdot 15\text{k}\Omega + 90\text{pF} \cdot 15\text{k}\Omega \\ &= 6750 + 1350 + 1350 \text{ fF seconds} \\ &= 9450 \text{ fF seconds} \\ &= 9450 \text{ pS} \\ &= 9.45 \text{ ns} \end{aligned}$$


5 mails

~~5 mails RC tree~~
~~10 mails equation + RC tree~~
~~12.5 mails everything is right~~

~~8 mails equation + RC tree with mistakes~~

Q3:

- Calculate the optimum path delay for the following circuit and the value of x, y, and z in order to achieve the optimum delay. (inverter: $g=1, p=1$; 2-input nand: $g=4/3, p=2$; 2-input nor: $g=5/3, p=2$; 4-input nand: $g=6/3, p=4$). (8 marks)
- Draw the transistor level diagram for the 2-input nor gate and clearly label the size of each transistor in the diagram. (3 marks)
- Draw the transistor level diagram for the 4-input nand gate and clearly label the size of each transistor in the diagram. (3 marks)
- Calculate the optimum path delay if additional inverter stages can be added between the 4-input nand gate and its load capacitance (2 marks).
- How many additional stages should be added in part d) in order to achieve the optimum delay and what should be the size of each stage (4 marks).



a) $F = GBH$
 $G = \text{logic effort}$
 $B = \text{branch effort}$
 $H = \text{electrical effort}$

$$G = 1 \cdot \frac{4}{3} \cdot \frac{5}{3} \cdot \frac{6}{3}$$

$$B = 3 \cdot 2 \cdot 2 \cdot 1$$

$$H = \frac{300}{1}$$

$$F = GBH$$

$$= 1 \cdot \frac{4}{3} \cdot \frac{5}{3} \cdot \frac{6}{3} \cdot 3 \cdot 2 \cdot 2 \cdot 1 \cdot \frac{300}{1}$$

$$= 20 \cdot 4 \cdot 100$$

$$= 800 \cdot 100$$

$$= 80000$$

$$(F)^{1/4} = 11.247$$

$$4 \cdot 11.247 + 1 + 2 + 2 + 4 = 46.828$$

$$11.247$$

$$53.988$$

$$1 \cdot \frac{3x}{1} = 11.247$$

$$x = 3.749$$

$$\frac{4 \cdot 2y}{3} = 11.247$$

$$y = 15.812$$

$$\frac{5 \cdot 2z}{3 \cdot 15.812} = 11.247$$

$$z = 53.351$$

$$\frac{6 \cdot 300}{3 \cdot 53.351} = 11.246 \checkmark$$


close

1.5 marks


1.5 marks

1.5 marks

0.5 marks for effort



b) 15.812 units of unit inverter gate capacitance



$$3C \Rightarrow 1$$

$$5C \Rightarrow \frac{5C}{3C} = 1.6$$

$$\frac{15.812 \times 3C}{5} = 9.4872C$$

$$9.4872 \times 4 = 37.9488C \quad \text{ok nmos}$$


$$\frac{9.4872C}{3C} = 3.1624 \quad \text{ok pmos}$$

$$\frac{37.9488C}{3C} = 12.6496$$

1.5 for pmos network

1.5 for nmos network.

c) 53.351 units of unit inverter gate capacitance.



1.5 for pmos network

1.5 for nmos network

$$\frac{53.351 \times 3C}{6} = 26.6755C$$

$$26.6755C \cdot 4 = 106.702C \quad \text{ok nmos}$$

$$26.6755C \cdot 2 = 53.351C \quad \text{ok pmos}$$

$$\frac{106.702C}{3C} = 35.567$$

$$\frac{53.351C}{3C} = 17.784$$

Blank page

d) $F = 16000$

$$(F)^{\frac{1}{N}} = 3.59$$

$$(16000)^{\frac{1}{N}} = 3.59$$

$$N = \frac{\log(16000)}{\log(3.59)}$$

$$\log(3.59)$$

$$N = 7.57 \text{ stages}$$

$$7 \cdot (16000)^{\frac{1}{7}} + 1 + 2 + 2 + 4 + 3 = 39.905$$


$$8 \cdot (16000)^{\frac{1}{8}} + 1 + 2 + 2 + 4 + 4 = 39.829 \quad \checkmark$$

$$N = 8$$

$$\text{optimal delay} = 39.829 \quad 3RC \text{ delay.}$$

(2 marks)

e) (4 stages) 1 mark $(16000)^{\frac{1}{8}} = 3.354$



$$1. \frac{300}{d} = 3.354$$

$$\frac{5}{3} \cdot \frac{1.4136}{y} = 3.354$$

$$d = 89.445 \quad (1 \text{ mark})$$

$$y = 0.7231405$$

$$1. \frac{89.445}{c} = 3.354$$

$$\frac{4}{3} \cdot \frac{1.405}{x} = 3.354$$

$$c = 26.669 \quad (1 \text{ mark})$$

$$x = 0.5591117$$

$$1. \frac{26.669}{b} = 3.354$$

$$1. \frac{3.0554}{1} = 3.354 \quad \checkmark$$

$$b = 7.951 \quad (1 \text{ mark})$$

$$1. \frac{7.951}{a} = 3.354$$

$$a = 2.371$$

$$\frac{6}{3} \cdot \frac{2.371}{z} = 3.354$$

$$z = 0.70114136$$