



R


COE718: Embedded Systems Design




Lecture 3: Cortex-M3 CPU Architecture

Recapping ARM and Thumb


ARM now called AArch32



Thumb (actually includes all ARM 32 bit instructions)



Thumb-2



A64 AArch64



Recapping ARM and Thumb

	ARM	Thumb*
Instruction Size	32 bits	16 bits
Core instructions	58	16bits/32bits 30
Conditional Execution	most	Only branch instructions or in an IT block
Data processing instructions	Access to barrel shifter and ALU	Separate barrel shifter and ALU instructions
Program status register	Read/write in privileged mode	No direct access
Register usage	15 general purpose registers + pc	8 general purpose registers + 7 high registers + pc


Bit Banding – allows for performance improvement and code compaction (especially depending on the application)

Harvard and Von Neumann


ARM Cortex-M optional components^{[6][7]}

ARM Cortex-M	SysTick Timer	Bit-banding	Memory Protection Unit (MPU)	Tightly-Coupled Memory (TCM)	CPU cache	Memory architecture	ARM architecture
Cortex-M0 ^[1]	Optional*	Optional ^[9]	No	No	No ^[10]	Von Neumann	ARMv6-M
Cortex-M0+ ^[2]	Optional*	Optional ^[9]	Optional (8)	No	No	Von Neumann	ARMv6-M
Cortex-M1 ^[3]	Optional	Optional	No	Optional	No	Von Neumann	ARMv6-M
Cortex-M3 ^[4]	Yes	Optional*	Optional (8)	No	No	Harvard	ARMv7-M
Cortex-M4 ^[5]	Yes	Optional*	Optional (8)	No	⚙ Possible ^[11]	Harvard	ARMv7E-M
Cortex-M7	Yes	No	Optional (8 or 16)	Optional	Optional	Harvard	ARMv7E-M

Example 5 Stage Pipeline CPU



Example 5 Stage Pipeline CPU



I-type

6	5	5	16
Opcode	RS1	RD	Immediate

R-type

6	5	5	5	5	6
Opcode	RS1	RS2	RD	SA	Function


J-type



6	26
Opcode	PC Offset

CISC vs RISC


$$\frac{\text{time}}{\text{program}} = \frac{\text{time}}{\text{cycle}} \times \frac{\text{cycles}}{\text{instruction}} \times \frac{\text{instructions}}{\text{program}}$$

Execution Time







Cortex-M3 Core Overview




Cortex-M3 Backend



Cortex-M3 CPU Overview




Cortex-M3 Bus System




Tail Chaining


Back-to-Back



Late Arrival



Later Arrival (During Pop)





Embedded Systems

LETS PLAY.....

DESIGN THIS!



DESIGN THIS!



**Intelligent Hanger
(Fashion & Engineering project)**

