## COE608: Computer Organization and Architecture Mid Term Examination

Student Name:

Student #:

i) Answer all the questions.

Total Marks: 35

- ii) Total time allowed is 50 minutes. Any notes or books are not allowed.
- iii) Estimated time for each question is equivalent to the marks assigned to it.
- iv) All the questions are not of equal difficulty. Read the questions carefully.
- 1. (a) Write the VHDL entity of a 3-bit wide Full Adder. (Look up comp
  library ieee;
  Use ieee. Std\_logic\_ll64all
  entity adder\_3 is
  Port (A, B: in Std-logic\_vector (z downto 0);

  CO: in Std-logic;
  S: out Std-logic-vector(z downto 0);

  C3: out\_logic
  end adder\_3;

1. (b) What information about a VHDL design is represented in the Architecture?

interne - Behavior of the comp.

- signals

- inner-comp.

MARKS

MARKS:


```
Convert 21-85
10101
                        Question 2
                             0.85,0=.11011001100110011...
                             21.85,0 = 10101,11011001100,... xz°
           0.85 X 2=1.7
                               Normalize: 1.01011001100.x 24
           0.7 X Z = 1.4
          0,4xz=0.8 0
                                                Mantissa
          0.8 X Z = 1.6
                               Exponent: 4+ bias = 4+127=131
          0.6 x Z = 1. Z 1
          0.2 X Z = 0.4 0
                                      131,0=100000112
                                                          Sign = 0
          0.4 x Z = 0.8 0
                              ... Single precision
          0.8 x z = 0.6
         0.6xz = 1.2
                             0/10000011/01/01/0011001100110
         0.2XZ = 0.4 B
                                               Mantissa
                                  Exponent
                            sign
```

Double precision

Exponent: 4+bias = 4+1023 = 1027

1027 = 100000000112 Sign=0

\* Computer Airthmetic
Lecture 51ide 34



Assume that the Mulphand multiplication and the modulet remains a second delaw. Two 6-bit unsigned binary numbers are to be multiplied using the state of the beauty of the process, show the contents of all these registers that the meaning of these registers after an add/shift or just shift operation and all up the following table after each operation.

MARKS: 10


			Multiplier	
Operation Shift and or Add		Multiplicand	Mulupher	>> Mul(0)=
Initial Values	000000000000000000000000000000000000000	0 1 1 0 1 1	0 1 0 1 0 1	
ADD	01101100000	011011	010101	> MUI(0)
Shift	001101100000	011011	001010	
Shift	000110110000	011011	000101	
AOD	100001 110000		000101	
The second secon	010000 1110000		000000	
Shift	001000011100	011011	000001	
ADD	10001101100		000001	
	01000110110		000000	
	001000/110111		000000	
		011011		

4. (a) Consider the following Coode:

X[13] = m - n

- i) For a load-store type 32-bit MIPS CPU, after a primarile with language instruction sequence for the above C code. As time that variables at all materials are parties \$81 and \$82 respectively while address of X[10] is in register \$80. You are the above at the temporary registers \$t0-\$t7.
- ii) What is the size of the assembly code de de de different

MARKS: 6 (4+2)



4. (b) If X is a 32-bit memory address, divided into two 16-bit values X upper & X lower as shown below.

X typer

Typically following i struction seems in the second seems and the second second

ori \$10, \$10, X (Sid)

of from location

Consider the following allemate code that is more efficient

lui \$10. X\_upper lui \$50. X\_lowers 111

Is this code accurate? YES

If YES, justify your ams.

If NO, identify the mistax and small since

MARKS: 5

Code is accurate