



Q1:

Design a static CMOS gate that has the following output.

$$Out = \overline{!(AB+CD)}$$

- Draw the transistor-level schematic of your design. Sizing is not required. (5 marks)
- Draw stick diagram of the gate you designed (please clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (10 marks)
- Estimate the area of the gate based on your stick diagram. (5 marks)


a)  $Z = \overline{(AB+CD)}$  NMOS network




$$Z = \overline{A \cdot B + C \cdot D}$$


$$= \overline{A \cdot B} \cdot \overline{C \cdot D}$$

Together:



b).





$7 \times 8\lambda = 56\lambda$


$48\lambda \times 56\lambda = 2688\lambda^2$  is the area of the gate based on my diagram.

(13)

Q2:

The on resistance of a unit nMOS is 12.5Kohms and the on resistance of a unit pMOS is 30Kohms. The following CMOS gate is driving a load ( $C_L$ ) of 125fF. Assume the drain and source capacitance of each transistor is 0F.

- Size the gate to have a  $t_{pdr} < 1900ps$  and  $t_{pdf} < 1600ps$ . (10 marks)
- Sketch the layout of the nMOS connected to B. (5 marks)
- Sketch the layout of the pMOS connected to B. (5 marks)



nmos  $R_n = 12.5k\Omega$   
 pmos  $R_p = 30k\Omega$



$t_{pdr} < 1900ps$   
 $t_{pdf} < 1600ps$

$1\mu s = 1pf$



a)  $(C_L + C_f) R_n < 1600ps$  +1.5  
 $(C_L + C_r) R_p < 1900ps$  +1.5

$C_f = \frac{1600ps}{12.5k\Omega} - 125fF$   
 $= 3 \times 10^{-15} = 3fF$

$C_r = \frac{1900ps}{30k\Omega} - 125fF$   
 $= 6.166 \times 10^{-14} = 61.6fF$




Blank page





Q3:

Calculate  $I_{ds}$  using the long channel model for the following transistor. Assume  $V_t = 0.3V$  and  $\beta = 262 W/L \mu A/V^2$ . (20 marks)



$I_{ds}$   
NMOS  
IV characteristics

$$\begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta(V_{GT} - V_{ds}/2)V_{ds} & V_{ds} < V_{GT} & \text{linear} \\ \frac{\beta V_{GT}^2}{2} & V_{ds} > V_{GT} & \text{saturation} \end{cases}$$

$$V_{ds} = V_d - V_s = 0.8 - 0.7 = 0.1V.$$

$$V_{GT} = V_{gs} - V_t = 0.5V - 0.3V = 0.2V.$$


$$V_{gs} = V_g - V_s = 1.2 - 0.7 = 0.5V$$

$$\left. \begin{array}{l} V_{ds} = 0.1V \\ V_{GT} = 0.2V \end{array} \right\} \quad V_{ds} < V_{GT} \Rightarrow \text{linear region} \quad (+10)$$

$$\begin{aligned} I_{ds} &= \beta(V_{GT} - V_{ds}/2)V_{ds} \\ &= (262)(0.2 - \frac{0.1}{2})0.1 \\ &= 3.93A \end{aligned} \quad (+5)$$


Q4:

Calculate the worst case pull-up and pull-down logic effort and the parasitic delay of the following gate (please account for all internal diffusion capacitances in your calculations). (20 marks)




Pull up.  
discharge

$A=1 \quad B=0$



charge  $A=1 \quad B=1$




Blank page

Pull down.

charge


$$A=0 \quad B=1$$



$$= (R + 8)C$$

+3 effort


dis charge.



$$A = - \left( \frac{3R}{2} + 8 \right) C$$

Q5:

- a) Calculate the optimum path delay for the following circuit, where the inverter in the circuit is a unit inverter and  $C_{inv}$  is the input capacitance of a unit inverter. (inverter:  $g=1$ ,  $p=1$ ; 2-input nand:  $g=4/3$ ,  $p=2$ ; 2-input nor:  $g=5/3$ ,  $p=2$ ; 4-input nand:  $g=6/3$ ,  $p=4$ ). (5 marks)
- b) Draw the CMOS structure of the nor gate and clearly label the size of each transistor on your drawings. (10 marks)
- c) What will be the optimal delay if you can insert additional inverters at the end of the 4-input nand gate? (5 marks)



$$g_1 = 1$$

$$h_1 = \frac{x}{1}$$

$$p_1 = 1$$

$$g_2 = \frac{4}{3}$$

$$h_2 = \frac{3y}{x}$$

$$p_2 = 2$$

$$g_3 = \frac{5}{3}$$

$$h_3 = \frac{z}{y}$$

$$p_3 = 2$$

$$g_4 = \frac{6}{3}$$

$$h_4 = \frac{250C_{in}}{z}$$

$$p_4 = 4$$

~~F = 14E~~

$F = G \cdot B \cdot H$

$$= \left(\frac{x}{1}\right) \left(\frac{4}{3}\right) \left(\frac{3y}{x}\right) (2) \left(\frac{5}{3}\right) \left(\frac{z}{y}\right) (2) \left(\frac{6}{3}\right) \left(\frac{250C_{in}}{z}\right) (4)$$

$$= \left(\frac{4}{3}\right) (4) \left(\frac{5}{3}\right) (6) (250) (4) = \left(\frac{20}{9}\right) (24) (1000)$$

$$= 5333.3 \cdot \frac{1}{3} C_{in}$$

$$F^{1/4} = \left(5333.3 \cdot \frac{1}{3} C_{in}\right)^{1/4} = 15.196 \cdot C_{in} \quad (+3)$$

$$15.196 = 1.5196 \times 10$$




Blank page

b) NOR Gate-

$$g_{in1} = 15.196 \text{ Cin} = h_1$$

$$h_2 = \frac{3V}{X} = \frac{3V}{h_1} = \frac{3V}{15.196 \text{ Cin}}$$

$$3V = (h_2)(15.196 \text{ Cin})$$



c) if more inverters are added, the <sup>critical</sup> delay would not change, as they have.

$$g_1 = 1 \quad \checkmark$$

$h_1 =$

$$p_1 = 1$$

(+1)