

Q1:


Design a static CMOS gate that has the following output.

$$Out = !((A+B)*C*D)$$

- a) Draw the transistor-level schematic of your design. Sizing is not required. (8 marks)
- b) Draw stick diagram of the gate that you have designed (*please minimize layout* area by maximizing diffusion sharing and clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (8 marks)
- c) Estimate the area of the gate based on your stick diagram. (4 marks)







6 tracks x 82 each = 482.

5 trades x 82 each = 402 amade

Q2: Assume $V_t=0.3V$, $V_{sb}=-0.1V$, $V_{dd}=1.2V$.

a) Calculate I_{ds} for the following transistor using the Long-Channel model. (5 marks)

$$Vgd = 0.2V$$

$$0.9V$$

$$1.1V - Vas = 0.8V$$

$$Vgs = 1.0V$$

$$0.1V$$

b) Calculate subthreshold current for the following transistor. (5 marks)

$$Vgd=0.77$$
 $0.9V$
 $0.2V - 0.8V$
 $Vds=0.8V$
 $0.1V$

- c) What should be the value of V_{sb} if one needs to reduce the subthreshold current to 20% of the value calculated in part (b) by changing the body voltage? (5 marks)
- d) What will be the impact on the performance of the transistor shown in part (a) if V_{sb} is changed to the value calculated from part (c)? (5 marks)

a)
$$Ids = 1048 \mu A/v^2 \cdot (1.0 - 0.3)^2 v^2 \cdot \frac{1}{2}$$

$$= 513.53 \mu A = 256.76 \mu A.$$
b) $Ids = 0.1 \mu A 10 \frac{0.1 + 100 \mu v/v}{100 \mu v/v} (0.8 - 1.2) - 0.083(-0.1)}{100 \mu v/v} (1 - e^{-0.8})$

$$= 0.1 \mu A 10 \frac{0.1 - 0.04 + 0.0083}{0.1} (1 - e^{-0.06})$$

$$= 0.1 \mu A \cdot (0.083(1 - e^{-30.77})) \qquad 5 \text{ mails}.$$

$$= 0.1 \mu A \cdot (4.819(1 - 4.336.014))$$

$$= 0.0483 \mu A \cdot (4.819(1 - 4.336.014))$$

$$= 0.0483 \mu A \cdot (4.819(1 - 4.336.014)) = \frac{Vds}{s} (1 - e^{-Vds})$$

$$10 \frac{k_A(-0.1)}{s} \cdot 0.2 = 10 \frac{-0.083(Vsb)}{0.1}$$

$$10 \frac{k_A(-0.1)}{0.1} \cdot 0.2 = 10 \frac{-0.083(Vsb)}{0.1}$$

$$0.042 = 10 \frac{-0.083(Vsb)}{0.1}$$

$$Vsb = 0.74 voits$$

Blank page

Stitle works

d)
$$0.3 = V_{to} + 0.16(10.93 - 0.1 - 10.93)$$

 $0.3 = V_{to} + 0.16(0.911 - 0.964)$
 $0.3 = V_{to} + (-0.00848)$
 $V_{to} = 0.30848$

$$Vt = 0.30848 + 0.16 (10.93 + 0.74 - 10.93)$$


$$= 0.30848 + 0.16 (11.67 - 10.93)$$

$$= 0.30848 + 0.16 \cdot 0.328$$


$$= 0.361$$

Performance penalty =>
$$\frac{\beta}{2}(1.0-0.361)^2 = 0.833 = 83\%$$
 performance.


Assume the on-resistance of a unit nMOS is 15Kohms and the on-resistance of a unit pMOS is 30Kohms. Also assume the drain, source, and gate capacitances of a unit transistor are all equal to 15fF. Using Elmore delay to calculate the delay of the gate when the input of the gate is transitioned from A=1, B=0, C=1 to A=1, B=0, C=0. *Please assume diffusion sharing is always used to minimize layout area of the gate.* (20 marks)







Blank page



delay = (90+45+200) fF.5k+90fF.5k+90fF.5k 5 maul6

- = (90+45+200+90)fF.5K
- = 515fF.5k
- = 2575 ps
- = a.575 ns.


2.5 mm/s

5 mous

10 mars equation the tier 12.5 mars everythy corner

Smads equalitre tree

- a) Calculate the optimum path delay for the following circuit and the value of x, y, and z in order to achieve the optimum delay. (inverter: g=1, p=1; 2-input nor: g=5/3, p=2; 2-input nand: g=4/3, p=2; ; 4-input nand: g=6/3, p=4). (8 marks)
- b) Draw the transistor level diagram for the 2-input nor gate and clearly label the size of each transistor in the diagram. (3 marks)
- c) Draw the transistor level diagram for the 4-input nand gate and clearly label the size of each transistor in the diagram. (3 marks)
- d) Calculate the optimum path delay if additional inverter stages can be added between the 4-input nand gate and its load capacitance (2 marks).
- e) How many additional stages should be added in part d) in order to achieve the optimum delay and what should be the size of each stage (4 marks).



Z=55.32 units of unit. capacitance 两

. Stor rimos networks

Blank page

Optimal delay = BENH
$$(6666.67)^{\frac{1}{7}} = 3.52$$
. (36.63) $(6666.67)^{\frac{1}{7}} = 3.52$. (3.5178)

1.
$$\frac{250}{C}$$
 = 3.52 [mark] $\frac{6}{3}$ = 3.52 $\frac{250}{3.52}$ = 3.52 $\frac{11.071}{3}$ = 3.

$$\frac{4}{3} = \frac{3.3.248}{9} = 3.53$$

$$a = 5.73$$
 $5.739a$

$$\frac{5}{3} = \frac{3.68}{x} = 3.5$$

$$\chi = 1.73\%$$

Formulae and Constants

$$\beta = 1048 \mu A/V^2$$

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_{t} & Cutoff \\ \beta (V_{GT} - V_{ds} / 2)V_{ds} & V_{ds} < V_{dsat} & Linear \\ \frac{\beta}{2}V_{GT}^{2} & V_{ds} > V_{dsat} & Saturation \end{cases}$$

$$\eta = 100mV/V$$
 $k_{\lambda} = 0.083$
 $S = 100mV/V$
 $v_{T} = 26mV$
 $I_{off} = 0.1\mu A$

$$I_{ds} = I_{off} 10^{\frac{V_{gs} + \eta(V_{ds} - V_{dd}) - k_{\lambda}V_{sb}}{S}} \frac{-V_{ds}}{(1 - e^{-V_{T}})}$$

$$\gamma = 0.16$$

$$\emptyset_s = 0.93V$$

$$V_t = V_{t0} + \gamma(\sqrt{\emptyset_s + V_{sb}} - \sqrt{\emptyset_s})$$