

Ryerson University  
Department of Electrical and Computer Engineering  
COE 608 – Computer Organization and Architecture

Midterm Exam

June 07, 2018

Name \_\_\_\_\_

Time limit: 1 hour 50 minutes

Examiners: P. Siddavaatam

Notes:

- a) Closed book.
- b) No calculators.
- c) Answer all questions in the space provided.
- d) Circle your professor's name and hand in these sheets.
- e) One double sided cheat sheet permitted.
- f) No questions during the exam. State your assumptions.

Q1	11.8 /12
Q2	8 /12
Q3	0 /12
Q4	12 /12
Q5	5 /12
Total	36.8 /60

**Q1)**

a. State the five major components of a computer

**2 Marks**

b. Assemble the following MIPS instruction into its binary machine representation:

**10 Marks**

xori \$15, \$0, 0x8000

addi \$21, \$22, -50

a) Input, output, Memory, Control, Datapath

b1

001110	00000 01111	1000 0000 0000 0000
xori	\$0	8 0 0 0

001000	10110	10101	111 111 1100 1110
addi	\$22	\$21	-50

Q2)

a. Which instruction has the same representation as  $35_{10}$ ?

- a1. subu \$s0, \$s0, \$s0
- (a2) lw \$0,0(\$0)
- a3. addi \$0, \$0,35
- a4. subu \$0, \$0, \$0

X      100011  
      2    3  
      4 ✓

2 Marks

b. Write a series of instructions to MIPS instructions to perform an unsigned (i) 64-bit subtraction and (ii) signed 64-bit SLT. The operands are passed in registers a1: a0 and a3: a2 with the MSW in higher numbered register. The result should be returned to (i) v1: v0 and (ii) t0 with the same convention. Explain all the steps with comments using # symbol.

10 Marks

b) i) lw \$a1,0(\$a1)

# Load MSW, into \$a1

lw \$a0,0(\$a0)

# Load LSW, into \$a0

lw \$a3,0(\$a3)

# Load MSW, into \$a3

lw \$a2,0(\$a2)

# Load LSW, into \$a2

subu \$v1, \$a1, \$a3

#  $v_1 = a_1 - a_3$  ( $MSW_a - MSW_b$ )

# Assuming  $a_1 - a_3$  is alright

subu \$v0, \$a0, \$a2

#  $v_0 = a_0 - a_2$

# Assuming  $a_0 - a_2$  is alright

i) lw \$a1,0(\$a1)

# Load MSW into \$a1

lw \$a0,0(\$a0)

# Load LSW into \$a0

lw \$a3,0(\$a3)

# Load MSW into \$a3

lw \$a2,0(\$a2)

# Load LSW into \$a2

slt \$t0, \$a1, \$a3

# \$a1 < \$a3 ? Assuming we want this

slt \$t0, \$a0, \$a2

# \$a0 < \$a2 ? Assuming we want this

Take care  
a0 > a2 &  
we swap

③

④

Q3) Translate the following snippet of C code to MIPS. Use the traditional MIPS conventions for argument passing, return values, and adjusting the stack pointer.

12 Marks

```
int saturate(int sum) {  
    if (byte_overflow(sum)) return 0xff;  
    else return sum;  
}
```

```
int byte_overflow(int num) {  
    if (num >= 0x100) return 1;  
    else return 0;  
}
```

(0) X


lw \$s0, 0(\$s0)	# Load sum into \$s0
lw \$t0, \$0	# Load \$t0 = 0
add \$s2, \$0, \$0	# Initialize \$s2 with 0
addi \$s2, \$s2, 4	# Add \$s2 with 4
slt \$t1, \$s2,\$s0	# \$s2 < \$s0
beq \$t1, \$t0, label1	# check if 4 < num
lw \$t3, 0(\$s0)	# Load sum if byte-overflow = 0
label1: addi \$t3, \$t3, 255	# Add and display RR=255

$$\begin{array}{r}
 & 1 \\
 & | \\
 & | \\
 & \underline{\quad} \\
 0 & \quad 0
 \end{array}
 \begin{array}{r}
 111 \\
 011011 \\
 000110 \\
 \hline 1000011
 \end{array}$$

$$\begin{array}{r}
 111 \\
 011011 \\
 000110 \\
 \hline 000110
 \end{array}$$

$$\begin{array}{r}
 011011 \\
 010101 \\
 \hline 1011011 \\
 0060000 \\
 01101100 \\
 000000000 \\
 011011000 \\
 \hline 01100010111
 \end{array}$$

**Q4)** The block diagram of a 32-bit multiplier with optimal size ALU (adder) and registers is given below.




Assume that the Multiplicand and Multiplier registers are loaded with 32-bit numbers for multiplication and the product register is cleared initially as shown below. Two 32-bit unsigned binary numbers are to be multiplied using shift or add/shift operations. During this process, show the contents of all these registers that change. Determine the contents of these registers after an add/shift or just shift operation and fill up the following table after each operation.

12 Marks

12

Operation Shift and/or Add	Product	Multiplicand	Multiplier
Initial Values	000000000000	011011	010101
Add to left hand	011011000000	011011	010101
Shift Product	001101100000	011011	010101
Shift Multiplier	001101100000	011011	001010
Shift Product	000110110000	011011	001010
Shift Multiplier	000110110000	011011	000101
Add to left hand	000001110000	011011	000101
Shift Product	010000110000	011011	000101
Shift Multiplier	010000110000	011011	000010
Shift Product	001000011000	011011	000010
Shift Multiplier	001000011000	011011	000001
Add to left hand	100011011000	011011	000001
Shift Product	010001101100	011011	000001
Shift Multiplier	010001101100	011011	000000
Shift Product	001000110111	011011	000000
Shift Multiplier	001000110111	011011	000000

**Q5)** The block diagram of a 32-bit divider (version 3) with optimal size ALU (adder) and registers is given below.



Assume that the Dividend and Divisor registers are loaded with 32-bit numbers for division and the remainder register is set initially as shown below. Two 32-bit unsigned binary numbers are to be divided using shift or sub/shift operations. During this process, show the contents of all these registers that change. Determine the contents of these registers after an sub/shift or just shift operation and fill up the following table after each operation.

③

12 Marks

Step	Remainder	Quotient	Divisor	Rem-Div
Initial Values	0000 0111	0000	0010	
Sub/Shift	0110 1110	0000	0010	1110
Shift	0001 1100	0001	0010	1110
Sub/Shift	0001 1000	0000	0010	0001
Shift	0011 0001	0001	0010	0001
Sub/Shift	0001 0000	0000	0010	0001
Shift	0010 0101	0001	0010	0001
	0010 0101	0001	0010	0001
Sub/Shift	0001 0000	0001	0010	0001
	0001 0000	0001	0010	0001
	0001 0000	0001	0010	0001
	0001 0000	0001	0010	0001
	0001 0000	0001	0010	0001

Steps not clear

$$2 \overline{)7}$$

$$\begin{array}{r} -6 \\ \hline 1 \end{array}$$

$$0010 \sqrt{00001111}$$

$$\begin{array}{r} 10 \\ 01 \\ \hline 10 \end{array}$$

$$00 \sqrt{0111}$$

$$\begin{array}{r} 0011 \\ 1101 \\ \hline 0001 \end{array}$$

$$\begin{array}{r} 1101 \\ \hline 1110 \end{array}$$

$$\begin{array}{r} 0011 \\ 1110 \\ \hline 0001 \end{array}$$

$$0100$$

$$10 \sqrt{1000}$$

$$\begin{array}{r} 0000 \\ -0010 \\ \hline 0000 \\ 1101 \\ \hline 1110 \end{array}$$

$$10 \sqrt{0111}$$

$$010 \sqrt{0111}$$

$$0100$$

$$\begin{array}{r} 1110 \\ \hline 0100 \end{array}$$

$$010 \sqrt{0111}$$

$$\begin{array}{r} 0\ 0011 \\ \hline 0010 \sqrt{0\ 000\ 0111} \\ -0\ 000 \\ \hline 0\ 011 \\ -0\ 0\ 10 \\ \hline 0\ 0\ 011 \\ -0\ 010 \\ \hline 0\ 001 \end{array}$$