Ryerson University

Department of Electrical and Computer Engineering

ELE734: LOW-POWER DIGITAL INTEGRATED CIRCUITS Mid-Term Examination, November 2015 Duration:1.5 hours

Student's Name: Ooktob	
Student's Number:	Section:

- **NOTES:**1. This is a **Closed Book** examination. No aids other than the approved calculators and 1 page of aid-sheet is allowed.
- 2. Answer all questions.
- 3. No questions are to be asked in the examination hall. If doubt exists as to the interpretation of any question, the student is urged to submit with the answer paper, a clear statement of any assumptions made.

Question No.	Mark of each question	Mark obtained
Q1	20	
Q2	. 20	
Q3	20	
Q4	20	
Total	(Out of 80):	


Q1:


Design a static CMOS gate that has the following output.

$$Out = !(AB+C+D)$$

- a) Draw the transistor-level schematic of your design. Sizing is not required. (8 marks)
- b) Draw stick diagram of the gate you designed (please clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (8 marks)
- c) Estimate the area of the gate based on your stick diagram. (4 marks)









$$0.d = AB+C+0$$

$$= \overline{AB} \cdot \overline{C} \cdot \overline{D}$$

$$= (\overline{A}+\overline{B}) \cdot \overline{C} \cdot \overline{D}$$






C) Area = 482 x 401 = 192072

Blank page

Q2:

The on resistance of a unit nMOS is 15Kohms and the on resistance of a unit pMOS is 30Kohms. The following CMOS gate is driving a load (C_L) of 125fF.


- a) Assume the drain and source capacitance of each transistor is 0F. Size the gate to have a $t_{pdr} < 1900$ ps and $t_{pdf} < 1600$ ps. (10 marks)
- b) Assume the drain, source, and gate capacitances of a unit transistor are all equal to 10fF, calculate the worst case pull-up and pull-down logic effort and the parasitic delay of the gate that you have just designed. (10 marks)




B=3.

a)
$$\frac{30k}{A}$$
 $\frac{30k}{A}$ $\frac{1}{2}$ $\frac{1}{2}$

b) Worst case pull down logic effort





tpdf = 30ff.5K+ lok(30+40+50.h)ff 3mays

= 150ps + 700ps + 500psh.

= 850ps+500ps.h

2 mays

df = 850ps+50ps.h = 1.89+1.11h.

worst case pull up logic effort

tpdr= 30fF.15K+15K(30fF+40fF+50fF.h)

= 450ps + 1050ps + 750ps.h

= 1500ps+750ps.h.

$$dr = \frac{1500ps + 750ps \cdot h}{450ps} = 3.33 + 1.66h$$

5

Q3: Assume V_t =0.3V, V_b =-0.1V, V_{dd} =1.2V.

a) Calculate I_{ds} for the following transistor using the Long-Channel model. (10 marks)


b) Calculate subthreshold current for the following transistor. (10 marks)

Blank page

Q4:

a) Calculate the optimum path delay for the following circuit and the value of x, y, and z in order to achieve the optimum delay. (inverter: g=1, p=1; 2-input nand: g=4/3, p=2; 2-input nor: g=5/3, p=2; 4-input nand: g=6/3; p=4). (10 marks)

b) What will be the optimal delay if you can insert additional inverters at the end of the 4-input nand gate? Please also calculate the value of x, y, z, and the size of each additional inverter stage. (10 marks)



Blank page

$$2 \cdot \frac{x}{1} = 3.88 \Rightarrow x = 1.94$$
 $2 \cdot \frac{4}{3} \cdot \frac{4}{x} = 3.88 \Rightarrow y = 2.82 - 1 \text{ mark}$
 $3 \cdot \frac{5}{3} \cdot \frac{2}{5} = 3.88 \Rightarrow z = 2.197$
 $\frac{6}{3} \cdot \frac{9}{2} = 3.88 \Rightarrow q = 4.2567 - 1 \text{ mark}$
 $1 \cdot \frac{6}{9} = 3.88 \Rightarrow b = 16.4367 - 1 \text{ mark}$
 $1 \cdot \frac{1}{9} = 3.88 \Rightarrow c = 64.367 - 1 \text{ mark}$
 $1 \cdot \frac{1}{9} = 3.88 \Rightarrow c = 64.367 - 1 \text{ mark}$
 $1 \cdot \frac{250}{5} = 3.88 \Rightarrow 250 \approx 250$

I mank by effet

Formulae and Constants

$$\beta = 1048\mu A/V^2$$

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_{t} & Cutoff \\ \beta(V_{GT} - V_{ds} / 2)V_{ds} & V_{ds} < V_{dsat} & Linear \\ \frac{\beta}{2}V_{GT}^{2} & V_{ds} > V_{dsat} & Saturation \end{cases}$$

$$\eta = 100mV/V$$

$$k_{\lambda} = 0.083$$

$$S = 100mV/V$$

$$v_{T} = 26mV$$

$$I_{off} = 0.1 \mu A$$

$$I_{ds} = I_{off} 10^{\frac{V_{gs} + \eta(V_{ds} - V_{dd}) - k_{\lambda}V_{sb}}{S}} (1 - e^{\frac{-V_{ds}}{v_T}})$$