## COE608: Computer Organization and Architecture

Midterm-Exam, Winter 2017


3	tu	den	t	N	am	e
-	-	_	-	_		-

Student #:

i) Total time allowed is 80 minutes.

**Total Marks: 56** 

- ii) This is a Close Book and Note Exam. A MIPS CPU data sheet is allowed to be used in the exam.
- iii) This Exam has 5 sheets and 5 questions. Answer all the questions.
- iv) Estimated time for each question is equivalent to the marks assigned to it.
- iv) All the questions are not of equal difficulty and marks. Read the questions carefully.





15 14 13 12 11

11111


1 1 1 15 14 13 i) R-type: Register-to-register Arithmetic or Logical type instructions

Op Code	-	Source Reg. 1	Destination Reg.	Source Reg. 2 or Immediate Data (5-bit)
15	11 10	8	7	5 4 0

ii) LS-type: Load-store type instructions

Op Code	Source/Dest. Reg.	Base Addr. Reg.	Address offset
5	11 10 8	7 54	

iii) J-type: Jump type instructions




MARKS: 9 (3+2+2+2)

Write a short answer in the space provided (1-2 lines) for the following questions. Justify your answers.

(a) Maximum number of operations that can be executed by the CPU (i.e. All R, LS and J-type instructions).

P-type = 
$$2^{6} = 64$$
  
15-type =  $2^{6} = 64$   
J-type =  $2^{3} = \frac{1}{136}$ 

The maximum number of operations is all possible combinations op-codu for RILS & stype instruction which exists 136.



- 1) Source Reg. 1 3) Source/Des Reg. 2) Destination Reg. 4) Bose Adr. Reg.
- 5) source Res. 2



- (c) Assuming that page/frame memory addressing is not allowed, determine the maximum size of the main Memory in bytes.





(d) Maximum size of a constant that can be used as an operand in arithmetic and logical instructions.

R-type max operation = 
$$2^6 = 64$$
  
max value is  $64-1 = 63_{10} \Rightarrow 11111_2$ 




12

Q2. If mutiply instruction of a CPU takes 12 cycles and account for 20% of the instructions in the main application program while the other 80% of the instructions require an average of 2 cycles per instruction.

MARKS: (4+8)

(a) What percentage of time does the CPU spend doing multiplications?



Multi	20%	12 cycles
other	80%	2 cycles

- (b) The hardware engineering team is suggesting the following two options of modifying the CPU-hardware to reduce the number of cycles required for multiplication.
  - (i) The first option reduces the number of cycles required for multiply to 5 but this will require a 25% increase in the clock cycle time.
  - (ii) The 2nd option reduces the number of cycles required for multiply to 8 but it requires a 10% increase in the clock cycle time.

Nothing else will be affected. Which of the modification is better in reducing the overall execution time? Justify your answer.

New cycleting = 
$$(0.2 \times 5 + 0.8 \times 2) \times 11.25$$
  
= 3.25 cycles

New cycle time 
$$2 = [(0.2 \times 8) + (0.8 \times 2)] \times 1.1$$
  
= 3.52 cycles



Q3. (a) Consider the following FOR-loop code sequence in a C-like language:


$$i = 0;$$
  
for  $(j = 1; j < 10; j++) {$   
 $i = i + 3$ 

MARKS: 10

The MACHINE-level code for this loop is written below. THERE ARE MULTIPLE ERRORS IN THIS CODE SEQUENCE! You may modify an instruction or reorder instructions; but you should NOT rewrite the program from scratch.

Word Address	MIPS Machine Instruction	Comment	If instruction requires a change then indicate the fix in the box below
0	ADDI \$t1, \$t0, #0	Clear \$t1	ADDI \$61, #0, #0;
1	ADIO \$t2, \$t1(1)	t2 ← t1 + 1	ADDI St2, \$t1, #1;
2	ADD \$s3, \$t1, #10	s3 ← t1 + 10	ADOJ \$53, \$61, #10;
3	SUB¶\$s4, \$t2, \$s3	s4 ← t2 – s3	SUB \$54, 3+2, \$53; V
4	BEQ \$s4, #8)	IF s4 == 0 THEN GOTO address 8	BEO \$50, \$8;
5	ADDI \$t1, \$t1, #4	tl ← tl + 3	ADDI \$61,501,#3;
6	J#2	GOTO address 2	J 4212 M
7	ADD \$t2, \$t2, #1	t2 ← t2 + 1	ADDI \$ t2 , \$ t2 , \$ 1 ;
8		Loop exit	


(b) Determine IEEE754 floating-point single-precision representation of (-13.6666)<sub>10</sub>. Show your complete work.





Q4. (a) Write a shortest sequence of MIPS CPU code that can transfer the most significant 12 bits of a register \$t0 in the middle of a register \$t1 as given below. The remaining bits of register \$t1 must be set to zero.

MARKS: 6



3.5

SRR \$t1, \$t0,20;//Shift reg\$t0 all the way right, store result in\$t1 SRL \$t1, \$t1,10;//Shift reg\$t1 10 bits to the left, store result in \$t1

(b) Write a VHDL entity for a 3-bit wide 2-4 decoder.

MARKS: 4


END decoder -3;

MidTerm-Exam-I



- Q5. (a) Add (-86)<sub>10</sub> to (-43)<sub>10</sub> by using 8 bit 2's compliment notation. Does it produce an overflow condition?
- 86 = 1110 1010 10 -43 = 1111 0101 01 -129 = 1110 1 11 1111 5 carry/overflow

MARKS: 4 (3+1) 2's compliant



(b) Instead of using special multiplier hardware, it is possible to multiply by shift, add, etc. This is particularly attractive when multiplying by small constants. We want to put 15 times the value of \$s0 into \$s1. Write the shortest sequence of MIPS instructions for doing this without using a multiply instruction. Assume, there will be no overflow.

Adder

MARKS: 6

SRL 3to, 1; 11 Sheft product Shift



AND \$61, \$50, 1; 11 multon & 1 = 0000 000x COND : bea sti, Adder;