

Total Time Allowed: 120 Minutes

Maximum Marks: 60

- The examination has 5 pages and 5 questions. Answer all the questions. State any assumptions.
- To earn maximum credit, your answer must be concise, to the point and in the given space
- All questions are not of the same difficulty and value. Consider this when allocating time for their solutions.

38/60

1. (a) Name and describe the four classifications for real-time systems. Given an example of each.

Hard Real time → military missile, once fired must stop till completed mission.
Soft Real time → microwave, can be stopped at any time without completion.
Real real time → digital clock
Firm real time → car engine could have missing from pistons but will still work.

MARKS: 8

1/8

→ where are the descriptions? this is mechanical not electrical

2) List and briefly explain the three requirements of a Real Time Operating System (RTOS), which distinctly sets it apart from a standard OS.

MARKS: 6

- * Conditional execution allows for ~~ITE~~ functions
- * Use of NVIC for better interrupt ~~management~~.
- * Can use one of the 4 classifications of Real time system therefore allowing for more specific operations.

0/6

2. Indicate (in the space provided) whether the following statements are TRUE or FALSE. To obtain full marks for each question, include SHORT comments in support of your answer. **MARKS: 12 (2 each)**

a) The tail chaining feature in the ARM Cortex-M3 is used to improve context switching.
TRUE ✓ or FALSE ?

tail chaining is part of the NVIC. ✓ OK

b) The instruction *BL <addr>* moves the PC address found in R14 to the Link Register R15, and then branches to the location specified in *<addr>*.
TRUE or FALSE ✗?

PC is R15 Link Register is R14 ✓

c) The NVIC system in the Cortex-M3 supports vectored interrupts and dynamic priority changes.
TRUE ✗ or FALSE ?

It also supports tail-chaining and dynamic interrupts ✓

d) ARM's R-Series line consist of CPUs dedicated to Real-Time applications.
TRUE ✗ or FALSE ?

A-Series are for High-performance, R-Series for Real-Time, and M-Series. ✓

e) A CISC-type instruction set may not be implemented as a Von Neumann model.
TRUE or FALSE ✗?

CISC-type instructions are ~~not~~ 16-bit therefore can be implemented as a Von Neumann model. No! ✓

f) The instruction *ADDS.W R2, #1* belongs to ARM Thumb2's 16-bit instruction set.
TRUE or FALSE ✗?

W is for word which is 32-bits ✓

3. Consider the following equation:

$$f = \frac{\sum_{i=0}^{50} z}{\sum_{i=0}^{50} x + y} \rightarrow \text{time} = z \cdot (x + y)$$

Write a non-preemptive multitasking application needed to calculate the equation above, in C. Assume $x = 2$, $y = 3$, $z = 10$, and that a minimum of 3 tasks must be employed. Assign task priorities as required, and specify any parameters that must be enabled (or disabled) in the RTX kernel (i.e. RTX_Conf_CM).

MARKS: 14

```
#include <stdio.h>
#include "LPC17xx.h"
#include <RTL.h>
```

```
OS_TID id1, id2;
int z, x, y, sum, i, countA, countB;
- task void taskA(void);
- task void taskB(void);
- task void taskC(void);
```

```
- task void taskA(void) {
    for(;;) {
        if (countA <= 50) {
            z += 2;
        }
        else {
            OS_err_set(OS_ERR, id1);
            OS_tsk_delete_self(1);
        }
    }
}
```

```
- task void taskB(void) {
    id1 = OS_tsk_self(1);
    while(1) {
        OS_err_wait_and(OS_ERR, OS_FFFF);
        if (countB <= 30) {
            tempVar = x * y;
            sum += tempVar;
        }
    }
}
```

```
int main(void) {
    SystemInit();
```

```
OS_tsk_create(taskA, OS_0);
OS_tsk_create(taskB, OS_0);
OS_tsk_create(taskC, OS_0);
```

```
OS_tsk_sys_init(taskA);
OS_tsk_delete_self(1);
```

```
else {
    OS_err_set(OS_ERR, id2);
    OS_tsk_delete_self(1);
}
}
}
}
- task void taskC(void) {
    id2 = OS_tsk_self(1);
    OS_err_wait_and(OS_ERR, OS_FFFF);
    if (sum <= 100) {
        OS_tsk_delete_self(1);
    }
}
```

5.5 Not Inv
6

4. (a) Consider the following C code snippet:

```
r1 = r2 + (r3/2);
r5 = r1 + (r4*8);
```

Convert the code above to ARMv7 assembly. Assume that the compiler flag -O3 has been set, and that there is no dead code elimination.

```
ADD R1, R2, R3, LSR #2
ADD R5, R1, R4, LSL #3
```

MARKS: 5

4
5

4. (b) Consider the following C code snippet:

```
if (a >= b) {
    a = c - b;
    c = 0;
} else {
    a = c + b;
    c = 5;
}
```

Convert the code above to ARMv7 assembly. Assume that the compiler flag -O3 has been set, and that there is no dead code elimination.

```
CMP R1, R2
ITTE GE R1, R2
SUBGE R1, R2, R3
MOVGE R3, #0
ADDLT R1, R3, R4
MOVLt R3, #5
```

MARKS: 5

4.5
5

5. (a) Consider the SRAM address 0x40080087. Assuming the ARM Cortex-M3 system architecture, calculate the Bit Band address needed to directly access bit 7 of the specified peripheral address. Show all your calculations.

$$0x40080087 - 0x40000000 = 0x00080087$$

MARKS: 5

$$BB = 0x42000000 + (0x00080087 \times 0x00000010) + (7 \times 4)$$

$$BB = 0x42000000 + (0x00080087 \times 0x00000010) + 1C$$

$$BB = 0x42000000 + 0x010010E0 + 1C$$

$$BB = 0x430010FC$$

? what
are all
these t's?
funks??

5. (b) Integrate the bit banding address calculated in (a) into the C code below. The program should setup the address as a variable to be used in main. The main function should set the bit band variable to 1, delay for 50 ticks using `os_delay()`, and then clear the same variable (i.e. to 0).

MARKS: 5

```
#include <stdio.h>
#include "LPC17xx.h"
```

```
SET R* = 0x430010FC
```

```
int R1
```

```
int R1* = R;
```

#define _____

4
5

```
int main(void) {
```

```
    R1 = 1;
```

```
    os_delay(50);
```

```
    R1 = 0;
```