

Ryerson University
Department of Electrical and Computer Engineering
ELE734: LOW-POWER DIGITAL INTEGRATED CIRCUITS
Mid-Term Examination, October 24th 2019
Duration: 1hr 45mins

Student's Name: SOLUTION

Student's Number: Section:

NOTES:

1. This is a **Closed Book** examination. No aids other than the approved calculators are allowed.
2. Answer all questions.
3. **No questions are to be asked** in the examination hall. If doubt exists as to the interpretation of any question, the student is urged to submit with the answer paper, a clear statement of any assumptions made.

<i>Question No.</i>	<i>Mark of each question</i>	<i>Mark obtained</i>
Q1	15	
Q2	15	
Q3	15	
Q4	05	
Total (Out of 50):		

Q1:


Design a static CMOS gate that has the following output.

$$Out = \overline{((A+B) * C * D)}$$

- Draw the transistor-level schematic of your design. Sizing is not required. (6 marks)
- Draw stick diagram of the gate that you have designed (*please minimize layout area by maximizing diffusion sharing* and clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (6 marks)
- Estimate the area of the gate based on your stick diagram. (3 marks)

$$Out = \overline{(A+B) \cdot C \cdot D}$$

a)



pull up network
(3) marks

pull down network
(3) marks

pull down network
(A in parallel with B) in
series with C in series
with D


pull up network
apply deMorgan's Law
 $\overline{A+B} + \overline{C} + \overline{D} = (\overline{A} \cdot \overline{B}) + \overline{C} + \overline{D}$
(A in series with B) parallel
(with C) parallel with D

Blank page

b)

③ marks

③ marks



c)

$$5 \times 8\lambda = 40\lambda$$

① mark

$$6 \times 8\lambda = 48\lambda$$


① mark

$$40\lambda \times 48\lambda = 1920\lambda^2 \quad \text{① mark}$$


Q2:

Assume the on-resistance of a unit nMOS is 15Kohms and the on-resistance of a unit pMOS is 30Kohms. Also assume the drain, source, and gate capacitances of a unit transistor are all equal to 15fF. Using Elmore delay to calculate the delay of the gate when the input of the gate is transitioned from A=1, B=0, C=0 to A=0, B=0, C=0. **Please assume diffusion sharing is always used to minimize layout area of the gate.** (15 marks)

Stick Diagram



② marks




PMOS $\frac{30k\Omega}{5} = 6k\Omega$

$15fF \times 5 = 75fF$
② marks

NMOS $\frac{15k\Omega}{2} = 7.5k\Omega$


$15fF \times 2 = 30fF$
② marks

A=1 B=0 C=0




①.5 mark

A=0 B=0 C=0



①.5 mark

Blank page



③ marks

Delay =

$$= (260\text{fF} \cdot 3.6\text{k}) + (75\text{fF} \cdot 2.6\text{k}) + (75\text{fF} \cdot 6\text{k}) \rightarrow \text{Correct equation} \quad \text{② marks}$$


$$= 4680\text{ps} + 900\text{ps} + 450\text{ps}$$

$$= 6030\text{ps}$$

$$= 6.030\text{ns} \quad \text{--- ① marks}$$

Q3:

- Calculate the optimum path delay for the following circuit and the value of x , y , and z in order to achieve the optimum delay. (inverter: $g=1$, $p=1$; 2-input nor: $g=5/3$, $p=2$; 2-input nand: $g=4/3$, $p=2$; 4-input nand: $g=6/3$, $p=4$). (7 marks)
- Draw the transistor level diagram for the 2-input nor gate and clearly label the size of each transistor in the diagram. (2 marks)
- Draw the transistor level diagram for the 2-input nand gate and clearly label the size of each transistor in the diagram. (2 marks)
- Draw the transistor level diagram for the 4-input nand gate and clearly label the size of each transistor in the diagram. (2 marks)
- Calculate the optimum path delay if additional inverter stages can be added between the 4-input nand gate and its load capacitance (2 marks).



$$p_1 = 1$$

$$g_1 = 1$$

$$h_1 = \frac{2x}{1}$$

$$p_2 = 2$$

$$g_2 = \frac{5}{3}$$

$$h_2 = \frac{y}{x}$$

$$p_3 = 2$$

$$g_3 = \frac{4}{3}$$

$$h_3 = \frac{3z}{y}$$

$$p_4 = 4$$

$$g_4 = \frac{6}{3}$$

$$h_4 = \frac{250}{z}$$

a)

$$F = \prod (g_i \cdot h_i)$$

$$= \left(1 \cdot \frac{5}{3} \cdot \frac{4}{3} \cdot \frac{6}{3}\right) \left(\frac{2x}{1} \cdot \frac{y}{x} \cdot \frac{3z}{y} \cdot \frac{250}{z}\right)$$

$$= \frac{20000}{3} = 6666.67$$

$$(F)^{1/4} = (6666.67)^{1/4}$$

$$(F)^{1/4} = 9.036$$

$$D_{min} = N(F)^{1/N} + \sum p_i$$

$$= 4(9.036) + (1+2+2+4)$$

$$D_{min} = 45.144$$

(1.5)
mark

6
(1)
mark

$$(F)^{1/N} = g_i h_i$$

$$1 \cdot \frac{5}{3} = 9.036$$

$$x = 4.518$$

(1.5)
mark

$$\frac{5}{3} \cdot \frac{y}{x} = 9.036$$

$$\frac{5}{3} \cdot \frac{y}{4.518} = 9.036$$

$$y = 24.49$$

(1.5)
mark

$$\frac{4}{3} \cdot \frac{3z}{y} = 9.036$$

$$\frac{4}{3} \cdot \frac{3z}{24.49} = 9.036$$

$$z = 55.32$$


(1.5)
mark

$$\frac{6}{3} \cdot \frac{250}{z} = 9.036$$

$$\frac{6}{3} \cdot \frac{250}{55.32} = 9.036$$


checked

Blank page



1 Unit = 3C


b. $x = 4.518$



nmos $4.518 \times \frac{1}{5} = 0.904$ (1 mark)
 pmos $4.518 \times \frac{4}{5} = 3.614$

nmos width = $0.904 \times 3 = 2.712C$
 pmos width = $3.614 \times 3 = 9.49C$ (1 mark)

c) $y = 24.49$



(1 mark)

nmos $24.49 \times \frac{2}{4} = 12.245$


pmos $24.49 \times \frac{2}{4} = 12.245$

nmos width = $12.245 \times 3 = 36.735C$

pmos width = $12.245 \times 3 = 36.735C$

(1 mark)

d) $Z = 55.32$



(1 mark)

nmos $55.32 \times \frac{4}{6} = 36.88$

pmos $55.32 \times \frac{2}{6} = 18.44$

nmos width = $36.88 \times 3 = 110.64C$

pmos width = $18.44 \times 3 = 55.32C$

(1 mark)

e. $F = \pi g_{ih} = 6666.67$

$(F)^{1/N} = 3.59$

$(6666.67)^{1/N} = 3.59$

$\frac{1}{N} \log(6666.67) = \log 3.59$

$N = \frac{\log(6666.67)}{\log 3.59}$

$N = 6.89$

$N = 7$ (1 mark)

$D_{min} = N(F)^{1/N} + \sum P_i$
 $= 7(6666.67)^{1/7} + 1+2+2+4+3$
 $= 7(3.5178) + 12$
 $= 36.63$

7

Optimal Delay = $36.63T$

(1 mark)

Q4: Multiple Choice Questions

1. Modern process technologies in which device sizes are reduced require
 - a) high VDD
 - ✓ b) low VDD
 - c) zero VDD
 - d) infinite VDD

2. Each transistor switch is modeled by a finite ON resistance, which is the
 - a) gate-drain resistance
 - ✓ b) source-drain resistance
 - c) source-gate resistance
 - d) source -body resistance

3. To reduce power dissipation in a circuit, C must be
 - a) maximum
 - ✓ b) minimum
 - c) infinite
 - d) 10 F

4. Complementary CMOS of inverters switched by
 - a) supply voltage
 - b) output voltage
 - ✓ c) input voltage
 - d) load capacitance

5. If n-transistor conducts and has large voltage between source and drain, then it is said to be in ____ region
 - a) linear
 - ✓ b) saturation
 - c) non saturation
 - d) cut-off