Ryerson University

Department of Electrical and Computer Engineering

ELE734: LOW-POWER DIGITAL INTEGRATED CIRCUITS Final Examination, December 13, 2012 Duration: 3 hours

NOTES:

- 1. This is a Closed Book examination. No aids other than the approved calculators and 1 sheet (2 pages) of aid sheet are allowed.
- 2. Answer all questions.
- 3. No questions are to be asked in the examination hall. If doubt exists as to the interpretation of any question, the student is urged to submit with the answer paper, a clear statement of any assumptions made.

Question No.	Mark of each question	Mark obtained
Q1	20	
Q2	20	
Q3	20	
Q4	20	
Q5	20	
Q6	20	
Total	(Out of 120):	

Q1:

Design a static CMOS gate that has the following output.

$$Out = !((A+B)*C)$$

- a) Draw the transistor-level schematic of your design. Size the transistors to provide a worst case pull-up and pull-down resistance of R (assuming a unit nmos transistor has the resistance of R and a unit pmos transistor has the resistance of 2R). (10 marks)
- b) Draw stick diagram of the gate (please clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (8 marks)

2

c) Estimate the area of the gate based on your stick diagram. (2 marks)

Q2:


Calculate the amount of current that is consumed by the left circuit as a percentage of the current that is consumed by the right circuit. (20 marks)

$$T_{SUB} = T_{OT} + \frac{3(V_{X} - V_{DD})}{AS} = T_{OT} + \frac{1}{10} + \frac{1}{10}$$

Q3:

Consider the following circuit?


- a) What function is performed by the gate? (5 marks)
- b) What is the worst case logic effort of the gate (please consider only the falling transition and account for all of the internal capacitances of the gate)? (7.5 marks)
- c) What is the worst case parasitic delay of the gate (please consider only the falling transition and account for all of the internal capacitances of the gate)? (7.5 marks)



Q4:


For the following circuit:

- a) Calculate optimum delay and size of the transistors without increase the number of stages in the circuit. C_{inv} is the input capacitance of a minimum size inverter (inverter: g=1, p=1; 2-input nand: g=4/3, p=2; 2-input nor: g=5/3, p=2; 3-input nor: g=7/3, p=3; 4-input nand: g=6/3, g=4, g=6/3, g
- b) Calculate optimum delay and size of the transistors by inserting additional stages into the circuit. (10 marks)



Q5:

- a) Design a 8-bit wide carry skip adder, with 4 2-bit wide blocks. (12 Marks)
- b) Identify the gates that are on the critical path in your design. (8 Marks)



Q6:

Find the sizes of the following three inverters if we want equal delay through both branches (assume the parasitic delay of the inverters are equal to 0). (20 marks)

$$20C_{inv} = 200C_{inv}$$

$$20C_{inv} = 5000C_{inv}$$

$$2.(\frac{500}{B})^{1/2} = \frac{200}{A} + 0$$

$$2.(\frac{500}{B})^{1/2} = \frac{100}{A}$$

$$2.(\frac{500}{B})^{1/2} = \frac{100}{A}$$

$$2.(\frac{500}{B})^{1/2} = \frac{100}{A}$$

$$2.(\frac{500}{B})^{1/2} = \frac{100}{A}$$

$$2.(\frac{500}{A})^{1/2} = 16.18$$

$$2.(\frac{500}{A})^{1/2}$$