This section -> Data Transfer Instructions

- single register transfer instructions
- La Multiple register transfer instructions
- La Memory mapped 1/0 in ARM

store

Data Transfer Instructions

- . ARM instruction set supports three types of data transfers.
 - a) Single register loads and stores
 - La Flexible, supports byte, half-word and word transfers.
 - b) Multiple register loads and stores
 - Laless flexible, multiple words, higher transfer rate
 - c) Single-transfer memory swap. - mainly for system use.
- · All ARM data transfer instructions are register indirect messaging. before any data transfer, some register must be initialized with a memory address.

rl, Table ADRL rl = memory address of Table.

· Examples

ro, [ri] LDR

STR

ro, [r1]

; mem [ri] = ro

Single register loods and store

· The simplest form uses register indirect without any offset

LDR (0,[r]); [0 = mem [r]]

(0, [r]) ; mem [r] = r0

· An alternative form uses register indirect with offset (limited to 4 Kbytes)

LDR

۲0, [۲۱) #4]

; ro = mem [r1+4]

STR

ro, [ri, #12]; mam [ri+4] = ro

· We can use auto-indexing in addition

> mistalce in first version

212 = 4KB

· We can use auto-indexing in addition

> mistalce in first version of notes

LDR

STR

· We can use post indexing

· We can specify a byte or half word to transferred.

(Multiple register loads and stores)

• ARM supports instructions that transfer between several registers and memory:

Example


LDMIA 1, { 13, 15, 16} ; (3 = mem [1]


- · For LDMIB, the addresses will be 11+4, 11+8 and 11+12
- . The list of destination registers may contain any or all of ro to 15


Block copy addressing

· supported with addresses that can increment (I) or decrement (D) before (B) or after (A) each transfer

Examples of addressing modes in multiple-register transfer:







Point to note: → ARM does not support any hardware stack

→ Software stack can be implemented using LDM


and STM


128 by 10

28-8

Example Copy a black of memory (128 bytes aligned)

~ 19: address of the source -> 110: address of the destination -> 111: end address of the source





- No separate instructions for input/output
- · The I/O ports are treated as data memory locations La each with a unique (momory) address
- Data input is done using the LDR instruction

· Data output	is done with the	ne STR instruct	ബ	
242, 64.7				