
## Cotober 28, 2/20 12.47 PM (Elmore Delay)

TABLE 4.2 Logical effort of common gates

Gate Type	Number of Inputs						
	1	2	3	4	п		
inverter	1						
NAND		4/3	5/3	6/3	(n+2)/3		
NOR		5/3	7/3	9/3	(2n+1)/3		
tristate, multiplexer	2	2	2	2	2		
XOR, XNOR		4, 4	6, 12, 6	8, 16, 16, 8			

TABLE 4.3 Parasitic delay of common gates

Gate Type	Number of Inputs						
	1	2	3	4	п		
inverter	1						
NAND		2	3	4	n		
NOR		2	3	4	n		
tristate, multiplexer	2	4	6	8	2n		



A CONTRACTOR AND A CONT

