

Ryerson University  
Department of Electrical and Computer Engineering  
**ELE734: LOW-POWER DIGITAL INTEGRATED CIRCUITS**  
**Final Examination, December 13, 2012**  
**Duration: 3 hours**

**Student's Name:** .....

**Student's Number:** ..... **Section:** .....

**NOTES:**

1. This is a **Closed Book** examination. No aids other than the approved calculators and **1 sheet (2 pages) of aid sheet** are allowed.
2. Answer all questions.
3. **No questions are to be asked** in the examination hall. If doubt exists as to the interpretation of any question, the student is urged to submit with the answer paper, a clear statement of any assumptions made.

<i>Question No.</i>	<i>Mark of each question</i>	<i>Mark obtained</i>
Q1	20	
Q2	20	
Q3	20	
Q4	20	
Q5	20	
Q6	20	
<b>Total ( Out of 120 ):</b>		

# Q1:

Design a static CMOS gate that has the following output.

$$Out = \overline{((A+B) \cdot C)}$$


- Draw the transistor-level schematic of your design. Size the transistors to provide a worst case pull-up and pull-down resistance of  $R$  (assuming a unit nmos transistor has the resistance of  $R$  and a unit pmos transistor has the resistance of  $2R$ ). (10 marks)
- Draw stick diagram of the gate (please clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (8 marks)
- Estimate the area of the gate based on your stick diagram. (2 marks)

a)  $Out = \overline{(A+B) \cdot C} \checkmark \Rightarrow$  Pull down network 1 mark

$$= \overline{(A+B)} + \overline{C}$$


2 marks,  $= (\overline{A} \cdot \overline{B}) + \overline{C} \checkmark \Rightarrow$  Pull up network. 2 marks

Pull down network Pull up network 2 marks



1.5 sizing pull down

1.5 sizing pull up.



4


6

$$\begin{aligned} &32 \quad 48 \\ &\uparrow \quad \uparrow \\ &4 \times 6 = 24 \\ &= 24 \cdot 8 \cdot 8 \end{aligned}$$

**Blank page**

**Q2:**

Calculate the amount of current that is consumed by the left circuit as a percentage of the current that is consumed by the right circuit. (20 marks)



$$I_{sub} = I_{off} 10^{\frac{\gamma(V_x - V_{DD})}{n}} = I_{off} 10^{\frac{-V_x + \gamma((V_{DD} - V_x) - V_{DD}) - K_r V_x}{n}} \quad \underline{5 \text{ marks}}$$

$$\begin{aligned} \gamma(V_x - V_{DD}) &= -V_x + \gamma((V_{DD} - V_x) - V_{DD}) - K_r V_x \\ \gamma V_x - \gamma V_{DD} &= -V_x + \cancel{\gamma V_{DD}} - \gamma V_x - \cancel{\gamma V_{DD}} - K_r V_x \\ \gamma V_x + V_x + \gamma V_x + K_r V_x &= \gamma V_{DD} \\ V_x &= \frac{\gamma V_{DD}}{1 + 2\gamma + K_r} \end{aligned} \quad \left. \begin{array}{l} \\ \\ \\ \end{array} \right\} - 5 \text{ marks}$$

$$\begin{aligned} I_{sub} &= I_{off} 10^{\gamma \left( \frac{\gamma V_{DD}}{1 + 2\gamma + K_r} - V_{DD} \right)} \\ &= I_{off} 10^{\gamma \left( \frac{\gamma V_{DD} - 1 - 2\gamma - K_r}{1 + 2\gamma + K_r} V_{DD} \right)} \\ &= I_{off} 10^{-\gamma V_{DD} \left( \frac{1 + \gamma - K_r}{1 + 2\gamma + K_r} \right)} \\ &\approx I_{off} 10^{-\gamma V_{DD}} \end{aligned} \quad \left. \begin{array}{l} \\ \\ \\ \end{array} \right\} - 5 \text{ marks}$$

$$\text{By a factor of } 10^{\gamma V_{DD}}. \quad \left. \begin{array}{l} \end{array} \right\} - 5 \text{ marks.}$$

Answer = 50%  $\Rightarrow$  3 marks


~~Answer = 90% less  $\Rightarrow$~~

**Blank page**


### Q3:

Consider the following circuit?

- What function is performed by the gate? (5 marks)
- What is the worst case logic effort of the gate (please consider only the falling transition and account for all of the internal capacitances of the gate)? (7.5 marks)
- What is the worst case parasitic delay of the gate (please consider only the falling transition and account for all of the internal capacitances of the gate)? (7.5 marks)



a) Function performed  $(A+B) \cdot C$  5 marks



$$\begin{aligned} \text{delay} &= (12hC + 20C) \cdot \frac{R}{12} \cdot 3 + 24C \left( \frac{R}{12} \cdot 2 \right) + 12C \frac{R}{12} \\ &= 3hRC + 5RC + 4RC + RC \\ &= 3hRC + 10RC \end{aligned}$$

5 marks

$$\frac{\text{delay}}{3RC} = \frac{3hRC + 10RC}{3RC} = 1 \cdot h + \frac{10}{3}$$

logic effort = 1 5 marks

c) parasitic delay =  $\frac{10}{3}$  5 marks


$\Rightarrow$  5 marks

**Blank page**

#### Q4:

For the following circuit:

- Calculate optimum delay and size of the transistors without increase the number of stages in the circuit.  $C_{inv}$  is the input capacitance of a minimum size inverter (inverter:  $g=1$ ,  $p=1$ ; 2-input nand:  $g=4/3$ ,  $p=2$ ; 2-input nor:  $g=5/3$ ,  $p=2$ ; 3-input nor:  $g=7/3$ ,  $p=3$ ; 4-input nand:  $g=6/3$ ,  $p=4$ ,  $R_{eff}=10K\Omega$  for unit nmos,  $C_{eff}=0.1fF$  for a unit transistor). (10 marks)
- Calculate optimum delay and size of the transistors by inserting additional stages into the circuit. (10 marks)



$$a) G = 1 \cdot \frac{4}{3} \cdot \frac{5}{3} \cdot \frac{7}{3} \cdot \frac{6}{3} \cdot \frac{1}{3} = 10.37 \cdot \frac{1}{3} = 24.20$$

$$B = 2 \cdot 1 \cdot 3 \cdot 1 \cdot 2 = 12$$

$$H = \frac{100 C_{inv}}{C_{inv}} = 100$$

$$F = GBH = 622200 \cdot 1152000 \cdot 29040$$

$$(F)^{\frac{1}{6}} = 9.24 \cdot 10.37 \cdot 11.52 \cdot 14.72 \cdot 15.54 \cdot 17.85 = 5.54 \quad \underline{7 \text{ marks}}$$

$$5.54 \cdot 6 + 1 + 2 + 2 + 3 + 4 + 3 = 48.24 \quad \underline{1.5 \text{ mark}}$$

$$3RC = 3 \cdot 10k \cdot 0.1f = 3ps \quad \underline{1.5 \text{ mark}}$$

$$48.24 \cdot 3ps = 144.72ps$$

sizing for each stage.

$$b) \text{ stage ratio of } 3$$

$$\frac{\log 29040}{\log 3} = 9.35 \text{ stages.} \quad \underline{7 \text{ marks}}$$

$$\frac{\log 29040}{\log 4} = 7.41 \text{ stages.}$$

$$\ln 29040 = 10.27 \text{ stages}$$

$$\approx 10 \cdot 3 = 30$$

$$\approx 30 \cdot 3ps = 90ps$$

sizing 3 marks




**Blank page**

Q5:

- Design a 8-bit wide carry skip adder, with 4 2-bit wide blocks. (12 Marks)
- Identify the gates that are on the critical path in your design. (8 Marks)

a) A single 2 Bit wide block



4 marks

4 marks for identifying 2-bit full adder

$P \Rightarrow$

~~$A_2A_1B_2B_1$~~   
~~0000~~  
~~0001~~  
~~0011~~  
~~0101~~  
~~0110~~  
~~0111~~  
~~1001~~  
~~1100~~

00 = 0

01 = 1

02 = 2

03 = 3

10 = 1

11 = 2

12 = 3

13 = 4

20 = 2

21 = 3

22 = 4

23 = 5

30 = 3

31 = 4

32 = 5

33 = 6

$A_2A_1B_2B_1$

0011

0110

1001


1100

$\bar{A}_2\bar{A}_1B_2B_1 + \bar{A}_2A_1B_2\bar{B}_1 +$

$A_2\bar{A}_1\bar{B}_2B_1 + A_2A_1\bar{B}_2\bar{B}_1$

$= (A_2 \oplus B_2) \cdot (A_1 \oplus B_1)$

4 marks




critical path adder 8  $\rightarrow$  mux 8  
 $\rightarrow$  mux 7  
 $\rightarrow$  mux 6  
 $\rightarrow$  adder 5

8 marks

**Blank page**

Q6:

Find the sizes of the following three inverters if we want equal delay through both branches (assume the parasitic delay of the inverters are equal to 0). (20 marks)



$$2 \cdot \left( \frac{500}{B} \right)^{1/2} + 0 = \frac{200}{A} + 0$$

$$\frac{200}{12.36} = 16.18$$

$$2 \cdot \left( \frac{500}{B} \right)^{1/2} = \frac{200}{A} \quad \underline{10 \text{ marks}}$$

$$2 \cdot \left( \frac{500}{7.64} \right)^{1/2} = 16.18 \quad \underline{5 \text{ marks}}$$

$$\left( \frac{500}{B} \right)^{1/2} = \frac{100}{A}$$

$$\frac{500}{B} = \frac{10000}{A^2}$$

$$\frac{500}{20-A} = \frac{10000}{A^2}$$

$$5 \frac{1}{20-A} = \frac{20}{A^2}$$

$$A^2 = 400 - 20A$$

$$A^2 + 20A - 400 = 0$$

$$\frac{-20 \pm \sqrt{400 + 4 \cdot 400}}{2}$$

$$= \frac{-20 \pm \sqrt{2000}}{2}$$

$$= \frac{-20 + 44.72}{2}$$

$$= 12.36$$

$$B = 20 - 12.36 = 7.64 \quad \underline{5 \text{ marks}}$$

sizing of the gates.

**Blank page**