Ryerson University Department of Electrical and Computer Engineer

Department of Electrical and Computer Engineering ELE734: LOW-POWER DIGITAL INTEGRATED CIRCUITS

Mid-Term Examination, October 2018 <u>Duration:1.5 hours</u>

| Student's Name: Solution | |
|--------------------------|----------|
| | |
| Student's Number: | Section: |

NOTES:

- 1. This is a **Closed Book** examination. No aids other than the approved calculators are allowed.
- 2. Answer all questions.
- 3. No questions are to be asked in the examination hall. If doubt exists as to the interpretation of any question, the student is urged to submit with the answer paper, a clear statement of any assumptions made.


| Question No. | Mark of each question | Mark obtained |
|--------------|-----------------------|---------------|
| Q1 | 20 | |
| Q2 | 20 | |
| Q3 | 20 | |
| Total | (Out of 60): | |


Q1:

Design a static CMOS gate that has the following output.


$$Out = !(A*B*C+D)$$

- a) Draw the transistor-level schematic of your design. Sizing is not required. (8 marks)
- b) Draw stick diagram of the gate that you have designed (*please minimize layout* area by maximizing diffusion sharing and clearly label metal, poly, n-diffusion and p-diffusion regions on your stick diagram). (8 marks)
- c) Estimate the area of the gate based on your stick diagram. (4 marks)






Blank page




6x 82=482 2 may 6


401×487= 192012

Assume the on-resistance of a unit nMOS is 15Kohms and the on-resistance of a unit pMOS is 30Kohms. Also assume the drain, source, and gate capacitances of a unit transistor are all equal to 15fF. Using Elmore delay to calculate the delay of the gate when the input of the gate is transitioned from A=1, B=1, C=1 to A=1, B=1, C=0. Please assume diffusion sharing is always used to minimize layout area of the gate. (20 marks)





- a) Calculate the optimum path delay for the following circuit and the value of x, y, and z in order to achieve the optimum delay. (inverter: g=1, p=1; 2-input nand: g=4/3, p=2; 2-input nor: g=5/3, p=2; 4-input nand: g=6/3, p=4). (8 marks)
- b) Draw the transistor level diagram for the 2-input nor gate and clearly label the size of each transistor in the diagram. (3 marks)
- c) Draw the transistor level diagram for the 4-input nand gate and clearly label the size of each transistor in the diagram. (3 marks)
- d) Calculate the optimum path delay if additional inverter stages can be added between the 4-input nand gate and its load capacitance (2 marks).
- e) How many additional stages should be added in part d) in order to achieve the optimum delay and what should be the size of each stage (4 marks).



Blank page

b) 15.812 units of unit minutes gate capacitance

$$\frac{37.9488C}{3C} = 12.6496$$

1.5 for MMOS Network.

$$\frac{53.351 \times 3C}{6} = 36.6755C$$

$$36.6755C \cdot 4 = 106.702C$$

$$26.6755C \cdot 2 = 53.351C$$

$$\frac{106.703C}{3C} = 36.5679$$

$$\frac{53.351C}{3C} = \frac{17.784}{3C}$$

$$\frac{53.351C}{3C} = \frac{17.784}{3C}$$

d)
$$F = 16000$$
 $(F)^{N} = 3.59$
 $(16000)^{N} = 3.59$
 $(16000)^{N} = 3.59$
 $(16000)^{N} = 1.57 \text{ stages}$
 $(16000)^{N} = 1.57$

