```
1
     library ieee;
 2
     use ieee.std_logic_1164.all;
 3
 4
     ENTITY CPU_TEST_Sim IS
 5
        PORT
 6
        (
                              : in std_logic;
 7
           cpuClk
 8
           memClk
                              : in
                                      std_logic;
 9
           rst
                              : in std_logic;
10
11
           -- Debug data.
12
           outA, outB
                           : out std_logic_vector(31 downto 0);
13
           outC, outZ
                              : out std_logic;
                              : out std_logic_vector(31 downto 0);
14
           outIR
15
           outPC
                           : out std_logic_vector(31 downto 0);
16
17
           -- Processor-Inst Memory Interface.
18
           addr0ut
                              : out std_logic_vector(5 downto 0);
19
           wEn
                              : out std_logic;
20
                              : out std_logic_vector(31 downto 0);
           memDataOut
                              : out std_logic_vector(31 downto 0);
21
           memDataIn
22
23
           -- Processor State
24
           T_Info
                              : out std_logic_vector(2 downto 0);
25
26
           --data Memory Interface
27
           wen_mem, en_mem : out std_logic
28
           );
29
30
     END CPU_TEST_Sim;
31
32
     ARCHITECTURE behavior OF CPU_TEST_Sim IS
33
34
        COMPONENT system_memory
35
           PORT
36
           (
37
              address
                          : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
38
                        : IN STD_LOGIC ;
              clock
39
              data
                       : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
40
                        : IN STD_LOGIC ;
                        : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
41
42
           );
43
        END COMPONENT;
44
        COMPONENT cpu1
45
           PORT
46
47
                 -- Input ports
                       : in std_logic;
48
              clk
              mem_clk : in std_logic;
49
                        : in std_logic;
50
                       : in std_logic_vector(31 downto 0);
51
              dataIn
52
              -- Output ports
53
                         : out std_logic_vector(31 downto 0);
              data0ut
54
              addr0ut
                           : out std_logic_vector(31 downto 0);
55
                           : out std_logic;
56
              -- Debug data.
57
                              : out std_logic_vector(31 downto 0);
              dOutA, dOutB
              dOutC, dOutZ
58
                              : out std_logic;
59
              dOutIR
                              : out std_logic_vector(31 downto 0);
60
              d0utPC
                              : out std_logic_vector(31 downto 0);
61
              outT
                              : out std_logic_vector(2 downto 0);
62
              wen_mem, en_mem : out std_logic);
```

Revision: CPU_TEST_Sim

```
63
         END COMPONENT;
 64
 65
         signal cpu_to_mem: std_logic_vector(31 downto 0);
 66
         signal mem_to_cpu: std_logic_vector(31 downto 0);
         signal add_from_cpu: std_logic_vector(31 downto 0);
 67
         signal wen_from_cpu: std_logic;
 68
 69
 70
      BEGIN
 71
 72
         -- Component instantiations.
 73
         main_memory : system_memory
 74
         PORT MAP
 75
             address => add_from_cpu(5 downto 0),
 76
 77
             clock => memClk,
 78
             data => cpu_to_mem,
 79
            wren => wen_from_cpu,
 80
             q => mem_to_cpu
 81
         );
 82
 83
         main_processor : cpu1
         PORT MAP
 84
 85
 86
             clk => cpuClk,
 87
            mem_clk => memClk,
             rst => rst,
 88
 89
             dataIn => mem_to_cpu,
             dataOut => cpu_to_mem,
 90
 91
             addrOut => add_from_cpu,
            wEn => wen_from_cpu,
 92
 93
             dOutA => outA,
 94
             dOutB => outB,
 95
             dOutC => outC,
             dOutZ => outZ,
 96
 97
             dOutIR => outIR,
             dOutPC => outPC,
 98
 99
            outT => T_Info,
100
            wen_mem => wen_mem,
101
             en_mem => en_mem
102
         );
103
         addrOut <= add_from_cpu(5 downto 0);</pre>
104
105
         wEn <= wen_from_cpu;
106
         memDataIn <= mem_to_cpu;</pre>
107
         memDataOut <= cpu_to_mem;</pre>
108
109
110
      END behavior;
111
```