#### Introduction

- . In later labs we will be using coode to write instruction a
- · In this section we want to take a look at the low level fratures of the ARM processor
  - La for this we need a basic idea of Assembly language
- \* knowing the low level features of a processor allows us to make informed decisions on which processors to use
- We shall talk broadly about the various rategories of ARM instructions
   Lour focus will be on the data processing instructions


### ARM Instruction Set

- . ARM instructions can be categorized into 3 groups
  - Data processing Instructions (this section)

     operate on values in registers

     carry out various arithmetic and logic operations on data

    Program Man
- 2 Data Transfer Instructions
  Ly move values between registers and momony



3 Control Flow Instructions
Lo change the value of the program counter (PC)

## PC - Program Counter (review)

· PC is a register that will be pointing to the address of the next instruction in the program memory.

· Whenever a new instruction is brought or fetched from memograit will be fetched from the address which is stored in the PC

## Arithmetic Instructions

What = 2 32-6+ no.s

; 
$$ro = r_1 + r_2$$
 carry bit

SBC 
$$r_0, r_1, r_2$$
;  $r_0 = r_1 - r_2 + c - 1$   
RSB  $r_0, r_1, r_2$ ;  $r_0 = r_2 - r_2$ 

. All operations are viewed as either unsigned or 2's compliment signals.

### Bit-wise logical instructions

AND 
$$r_0, r_1, r_2$$
;  $r_0 = r_1$  AND  $r_2$ 

# Register-register Move operations

move negated

### Comparison Instruction

رع ا ۱۰۰۰ ۱۰۰۰ عد اعد ر ; set cc on (1,+12) CMN rl, r2 ; set cc on (r, and r2) TST r1, r2 ; set cc on (r, xor r2) TEQ r1, r2

. These instructions affect the condition codes (N, Z, C, V) in the current program status register (CPSR)

L. These instructions do not result in any register (10)
L. They only set the condition flags so you can use the results later

## Specifying Immediate Operands

· Notations: # indicates immediate value

- & indicates haridecimal notation

· Allowed immediate values:

Lo 0 to 255 (8 bits) rotated by any number of bit positions that is a multiple of 2.

# Shifted Register Operands


. The second source operand may be shifted either by a constant number of bit positions or by a register specific number of positions

ADD 
$$r_{1},r_{2},r_{3},LSL +3$$
;  $r_{1}=r_{2}+(r_{3}<<3)$   
ADD  $r_{1},r_{2},r_{3},LSL +5$ ;  $r_{1}=r_{2}+(r_{3}<< r_{5})$ 

· Various shift and rotate options

LSL - logic shift left

LSR -> logic shift right ROR -> rotate right RRX -> rotate right extend by 1 bit ASL - arithmetic shift left ASR -> arithmetic shift right



### Multiplication Instruction

rl, r2, r3 ; r1 = (12 x r3) [31:0]

- \* only the least significant 32 bits are returned \* immediate operands are not supported

### Multiply-accumulate Instruction

MLA r1, r2, r3, r4 ; r1 = (r2 x r3 + r4) [31:0]

