

*Student name: Vatsal Shreekant
15, 2020*

Date: December

Student number: 500771363

Section 1: Memory subsystem organization

Question 1.1: Organization of CPU-Cache Bus

- 1) What type of memory devices should be used for cache data buffering
(Underline the correct variant below):
a) Static RAM; b) Dynamic RAM; c) EDO-RAM; d) SDRAM (1 mark)
- 2) Select the bus type (Underline the correct variant): (1 mark)
a) Serial synchronous; b) Parallel synchronous
c) Serial asynchronous; d) Parallel asynchronous
- 3) Select necessary control and synchronization signals (underline correct) to be included in the bus for CPU-to-Cache interface (2 marks)
Address/Data Valid; RAS; CAS; WE; OE; Bus Clock; Byte select
- 4) Determine number of CPU-to-Cache bus lines: 4B _____ = 32bits (1 mark)
- 5) Calculate maximum CPU Data transaction rate (in MB per second) taking in account shared address/data bus organization: (2 marks)
Show calculations: CPU bus data rate = $(400810^6 * 4) / (1024 * 1024) = 1525.87$ MB/s

Question 1.2: Organization of Cache – Main Memory Bus

- 1) What type of memory devices should be used for Main memory for this system?
(Underline the correct variant below):
a) Static RAM; b) Dynamic RAM; c) EDO-RAM; d) SDRAM (1 mark)
- 2) Select the bus type (Underline the correct variant): (1 mark)
a) Serial synchronous; b) Parallel synchronous
c) Serial asynchronous; d) Parallel asynchronous
- 3) Select necessary control and synchronization signals (underline correct) to be included in the bus for Cache – Main Memory Bus:
Control lines: Address/Data Valid; RAS; CAS; WE; OE; Bus Clock; (1 mark)
Synchronization: Address/Data Valid; RAS; CAS; WE; OE; Bus Clock (1 mark)
- 4) Calculate number of Address lines (1 mark)
Show calculations: $\log(256 \text{ M}) = \log(2^{28}) / \log(2) / 2$ _____ = 14 lines
- 5) Calculate total number of lines in the Main memory bus including address and data lines + control and synchronization lines determined above in Q 1.2.3):

QUESTIONNAIRE for COE 758 Final Examination

Show calculations: $_{32+1RAS+1CAS+1clk+1WE}$ _____ = 36 lines (2 marks)

- 6) Calculate the average Memory bus bandwidth taking in account access time (RAS +CAS latency) and burst length following the steps below:

- a) Determine the latency for SDRAM access (RAS+CAS latency)

Show calculations: $_{(1/200*10^6)*15}$ _____ = 75 nsec (1 mark)

- a) Calculate the period of time for one burst transfer by formula:

$T_{bt} = (RAS+CAS \text{ latency}) + N * t$, where N is number of words in burst and t – is word transfer time over the bus (2 mark)

Show calculations: $T_{bt} = 7.5E-9 + (16 * 1/200) = 155 \text{ ns}$

- b) Calculate the average Memory bus bandwidth by formula: $BW_{mb} = N_{bytes} / T_{bt}$, where N bytes are number of bytes transferred within one burst transfer. (2 marks)

$BW_{mm} = (4/155E-9)/(1024^3)$ _____ = 0.024 GB/s

Section 2: Virtual memory and Cache interaction

Question 2.1

- a) As per TLB current content, which page was recently used? Write the Physical page number 02A4 (1 mark)
- b) Was the recent access to the page read or write? (Underline): Rd Wr (1 mark)
- c) As per current content of Page Table, list two non-referenced virtual page numbers of the running task segment (e.g. 0000X) below: (1 mark)

1) 0382 2) 0188

Question 2.2: The CPU request is to read data from the Virtual address = 00005010 h,

Determine the following:

- Virtual page # = 00005 Page offset = 010 (1 mark)
- TLB hit or miss = miss (1 mark)

If miss, calculate the physical address of the Page Table entry where the physical page number of the requested data should be found

Page table entry address = 28C73205 (1 mark)

Physical page number = 02C0 (1 mark)

- Physical address = 02C0010 (1 mark)

QUESTIONNAIRE for COE 758 Final Examination

- Determine the best TLB-entry (in Figure.2) to be modified after reference and fill up the TLB entry after the reference: (3 marks)

Entry #	V-bit	TAG	Physical page #	D-bit	R-bit
02C0	1	00005	02C0	1	1

- Cache hit or miss = miss _____ (1 mark)
- Cache index = 01 ; Block Offset = 0 (1 mark)
- Fill up the Cache entry: in Cache bank _____ after the reference: (3 marks)

Index	V-bit	D-bit	R-bit	TAG
01	1	1	1	02A2

Question 2.3

CPU issues the request to read data from the virtual address VA = 00002030 (Rd),
Determine the following:

- Virtual page # = 00002 Page offset = 030 (1 mark)
- TLB hit or miss = hit _____ (1 mark)
- Physical page # 02A4 Physical address = 02A4030 (1 mark)
- Out of the Physical Address word determine:
Block offset = 0 ; Index = 03 ; TAG = 02A4 (1.5 marks)
- Is it hit or miss in Cache? = hit (1 mark)
If hit, which Cache bank is referenced? 0
- Which data-word is sent to CPU according to Figure 5? Word# 2B480921 _____ (0.5 mark)
- Should write back procedure be initiated? **Yes** or **No** (underline correct) (1 mark)
- Indicate values of V, D and R bits in TLB after the reference: (1.5 marks)
V = 1 ; D = 0 ; R = 1
- Indicate values of V, D and R bits in Cache after the reference: (2 marks)
Cache bank # 0 ; V = 1 ; D = 0 ; R = 1

Question 2.4

CPU issues the request to write data to the virtual address VA = 0000402F (Wr)

Determine the following:

- Virtual page # = 00004 Page offset = 02F **(1 mark)**
- TLB hit or miss hit **(1 mark)**
- Physical page# = 02A0 Physical address = 02A002F **(1 marks)**
- Cache hit or miss = miss **(1 marks)**

Show: Block offset = F, Index = 02, TAG = 02A0 **(1.5 marks)**

- If miss, from which Cache bank the block should be replaced? **(1 marks)**

Indicate: Cache bank # 1;

- Should write back procedure be initiated? Yes or No (underline correct) **(1 mark)**

If “Yes”, indicate physical start address of the block to be written back to Memory:

Start address = 02CF **(2 mark)**

Indicate physical start address of the block to be loaded into the Cache from the Memory:

Start address = 02A0 **(2 mark)**

- Indicate values of V, D and R bits in TLB after the reference: **(1.5 marks)**

V = 1; D = 0; R = 1

- Indicate values of V, D and R bits in Cache after the reference: **(2 marks)**

Cache bank # 1; V = 1; D = 1; R = 1

Section 3: Video-output subsystem organization

Question 3.1 Synchronous signal generator design:

Calculate the frequencies of the following:

i) Vertical synchronization signal $F_{vs} = \underline{120}$ Hz (0.5 mark)

ii) Horizontal synchronization signal $F_{hs} = (120 \times 1080) = \underline{129.6}$ KHz (1 marks)

Show calculations _____

iii) Video-clock generator if each pixel generation needs 2 clock cycles.

Video-clock rate (Video-CLK frequency) $F_{vclk} = \underline{497.664}$ MHz (2 marks)

Show calculations $\underline{(1920 \times 1080 \times 120)}$ _____

Question 3.2 Video-Frame memory design (for graphic mode):

1) Calculate the total volume of Video-RAM in Graphic mode, which should provide two pages.
One page is used for displaying the current video-frame and another page is needed to accumulate data for the next video-frame.

Determine width of pixel-word (number of bits per RGB pixel) (1 mark)

Show calculations: Pixel word = Red = 10bits, Green = 12bits, Blue = 10bits $\underline{= 10 + 12 + 10 = 32}$ bits

Total number of pixels in video-frame = $\underline{2,073,600}$ pixels (2 marks)

Show calculations: $\underline{1920 \times 1080 = 2,073,600}$ _____

Total volume of the Video-RAM = $(2,073,600 \times 4 \times 2) / (1024^2) = \underline{15.82}$ MB (2 marks)

2) Calculate required data access (cycle) time for Video-RAM memory chips:

Note: This time must not exceed pixel display time (assuming that R, G and B codes can be accessed in simultaneously as one data-word)

Video-RAM data access time = $\underline{4.0187}$ ns (3 marks)

Show calculations $\underline{1 / (120 \times 1920 \times 1080) = 4.0187 \times 10^{-9}}$ _____

3) Determine the maximum bandwidth of the Advanced Graphic Port (AGP 8X) bus to support run-time update of one video-frame in 1080p 120fps video standard:

Note: The AGP 8X bus must be able to transfer video-data of one frame 1920x1080 pixels within the period of one frame display time (1/120 fps)

AGP 8X bus BW = $\underline{949.21}$ MB/sec (3 marks)

QUESTIONNAIRE for COE 758 Final Examination

Show calculations $\frac{(1920 \times 1080 \times 120 \times 4)}{(1024^2)} = 949.21875$ _____

Question 3.3 Video-RAM memory design (for Character mode):

- 1) Calculate the volume of the Character ROM which contains images of all 4 (four) alphabets with 256 possible symbols in each when each symbol is encoded by 16 x 24 pixel matrix. Show calculations $\frac{(16 \times 24 \times 256)}{(8 \times 1024)} = 12 \text{ KB}$ _____

Total Character ROM volume = 12 KB (2 marks)

- 2) Calculate the volume of the Video-text RAM to be reserved for encoding the video-text (80 characters per line x 64 lines), when each symbol can be displayed in one of 256 colors. Show calculations _____

Each symbol should be encoded by $\log(256) = 8$ Bytes (1 mark)

Total Video-text memory volume = 10,240 Bytes (2 marks)

Show calculations $(80 \times 64) \times (1\text{B} + 1\text{B}) = 10,240$ _____

Section 4: Interfacing processor and peripherals: Peripheral Buses

The above system is equipped with I/O Processor (PPU) to provide access to the Main memory for the Video-output sub-system and secondary data storage based on solid state drive (SSD): Kingston HyperX 120 GB 2.5 in SATA3 SandForce SF-2281 (Figure 1):

Question 4.1

Underline the type of arbitration scheme used in the Peripheral Processing Unit (Bus-bridge based PPU) on the Block diagram shown in Figure 1: (1 mark)

- a) Centralized serial (Daisy chain) arbitration;
- b) Centralized parallel arbitration;
- c) Distributed arbitration with self-selection;
- d) Distributed arbitration by collision detection.

Question 4.2

For the above SSD with total volume of 120 GB calculate the maximum number of pages which can be stored on SSD if the page size is equal to 4096 Words (1 word = 4Bytes).

Number of pages to be stored in SSD = 7,864,320 (2 marks)

Show calculations
 $\frac{(120 \times 2^{30})}{(4096 \times 4)} = 7864320$ _____

Question 4.3

QUESTIONNAIRE for COE 758 Final Examination

SSD Kingston HyperX 120 GB 2.5in SATA3 SandForce SF-2281 provides the following Rd/Wr characteristics: Rd/Wr transfer rate = 512 MB/sec via serial high speed SATA bus. The PPU provides the “transparent” transfer mode with the block size for each transfer = 64 Byte / transfer. SSD controller’s time overhead is negligible. Each Bus request (BR) & Bus grant (BG) process requires (in average) 24 ns. Calculate the following:

- 1) Number of blocks to be transferred to/from SSD to deliver or return one Page (4096 x 4Bytes) from/to Main memory. **(2 marks)**

Number of blocks = $\frac{4096 \times 4}{64} = 256$

- 2) Period required for one block transfer via SATA with 512 MB/s transfer rate (without BR&BG overhead) **(2 marks)**

Block transfer time = $\frac{64}{512 \times 1024 \times 2} = 119.2 \times 10^{-9} = 119.2$ ns

- 3) Page fault penalty (page replacement time) taking in account that page replacement in worst case scenario requires returning the “dirty” page to the SSD prior to loading the new (requested) page to the Main memory. **(3 marks)**

Page fault penalty = $(119.2 \times 2) + 24 = 262.4$ ns = 0.2624 micro sec.