

- The examination has 5 pages and 5 questions. Answer all the questions. State any assumptions.
- To earn maximum credit, your answer must be concise, to the point and in the given space
- All questions are not of the same difficulty and value. Consider this when allocating time for their solutions.

43.5/60

1. (a) Consider the following C code snippet:

```

if(a >= b) {
    a = c + b;
    c = 5;
} else {
    a = c - b;
    c = 0;
}

```

Convert the code above to ARMv7 assembly. Assume that the compiler flag -O3 has been set, and that there is no dead code elimination.

a >= b a-b not reg

MARKS: 5

ITTEE

CMP a, b;
ITTEE LT GE

CMP R1, R2

ITTEE GE

ADD GE:

MOVGE:

SUB LT

MOV LT

ADD - NGT a, c, b;
ADD - NGT c, #5, #0;
SUB - WLT a, c, b;
SUB - WLT c, #0, #0;

Wrong
suffixesArm v7
doesn't have
"w" - only
thumb2.5
5

1. (b) Consider the following C code snippet:

```

r1 = r2 + (r3/2);
r5 = r1 + (r4*8);

```

Convert the code above to ARMv7 assembly. Assume that the compiler flag -O3 has been set, and that there is no dead code elimination.

// divide shift right by 2
// multiply shift left by 2
2^0 = 2
2^3 = 8

ADDS r1, r2, r3 LSR #1;

ADDS r5, r1, r4 LSL #3;

MARKS: 5

5
5

7.5

2. (a) Consider the SRAM address 0x20080087. Assuming the ARM Cortex-M3 system architecture, calculate the Bit Band address needed to directly access bit 7 of the specified SRAM address. Show all your calculations. MARKS: 5

$$\text{BB addr} = 0x20000000 + (\text{Byte offset} \times 32) + (\text{bit} \times 4)$$

$$\text{Byte offset} = 0x20080087 - 0x20000000 = 0x80087$$

$$\text{Bit band address} = 0x230010FC$$

bit 7 = 7
 what's this??
 0x20
 4x7
 4.5
 5

2. (b) Integrate the bit banding address calculated in (a) into the C code below. The program should setup the address as a variable to be used in main. The main function should set the bit band variable to 1, delay for 50 ticks using `os_delay()`, and then clear the same variable (i.e. to 0). MARKS: 5

```
#include <stdio.h>
#include "LPC17xx.h"
```

```
volatile unsigned bit
```

```
#define bitband (0x20000000 + (0x20 * 0x80087) - (0x4 * 0.5))
```

```
#define 1 (0x230010FC) as
```

```
// delay function
```

```
int main(void) {
```

```
    led = 1;
```

```
    os_delay(50);
```

```
    led = 0;
```

```
}
```

$$\text{#define BB_ADDR} = (0x20000000 + (0x20 * 0x80087) - (0x4 * 0.5))$$
 not a function!

why define this!

3. (a) Name and describe the four classifications for real-time systems. Given an example of each.

MARKS: 8

The following below are the four classifications for real-time systems.

- 1) Soft-Real Time System: A system where if it misses an output once in a while it is still acceptable. For example, an mp3 player playing a song. 8/8
- 2) Firm-Real Time System: A soft-real time system where if it misses an output often enough, it can cause harm malfunction. For example, a pacemaker.
- 3) Hard-Real Time System: A system where the whole system will fail if output does not work 100% of the time. For example, car brakes.
- 4) Real-Real Time System: A hard-real time system with a very fast response time. For example, launching a missile.

3. (b) List and briefly explain the three requirements of a Real Time Operating System (RTOS), which distinctly sets it apart from a standard OS.

MARKS: 6

A standard OS must assign tasks, perform task switching, and communicate and synchronize tasks. Real Time Operating Systems are catered to real time systems where it must know what to expect in terms of delays. The RTOS kernel must be implemented / used. The RTOS connects the USER to the CMOS as well.

Kernel must be used in OS as well

- 1) Timing behaviour must be predictable
- 2) RTOS must manage hardware
- 3) Be fast

Nothing to do w/ general RTOS

5. Indicate (in the space provided) whether the following statements are TRUE or FALSE. To obtain full marks for each question, include SHORT comments in support of your answer.

MARKS: 12 (2 each)

- a) A CISC-type instruction set may not be implemented as a Von Neumann model.
TRUE ☒ or FALSE ☐?

Von Neumann only has 1 memory for instructions and data. CISC-type has complex large instructions that take multiple clock cycles. CISC-type instruction sets are implemented in Harvard requires hardware that understands instructions are multiple seg.

- b) The instruction ADDS.W R0, #1 belongs to ARM Thumb2's 16-bit instruction set.
TRUE ☒ or FALSE ☐?

ARM Thumb2 uses 32-bit instruction set so it allows 2 instructions per fetch. Suffix 's' is part of it. It's in the ARM Thumb2 instruction set reference as well.

- c) The tail chaining feature in the ARM Cortex-M3 is used to improve context switching.
TRUE ☐ or FALSE ☒?

Tail chaining is used to improve nested interrupt support by preventing ISRs interrupting each other. (late arrival, early, same-time)

- d) The instruction BL <addr> moves the PC address found in R14 to the Link Register R15, and then branches to the location specified in <addr>.
TRUE ☐ or FALSE ☒?

Initially, you move address from PC to LR. When you BL you move from LR to PC. LR has next instruction where PC is this instruction.

- e) The NVIC system in the Cortex-M3 supports vectored interrupts and dynamic priority changes.
TRUE ☒ or FALSE ☐?

NVIC supports vectored interrupt controllers, nested interrupt support, dynamic priority, and tail-chaining.

- f) ARM's R-Series line consist of CPUs dedicated to Real-Time applications.
TRUE ☒ or FALSE ☐?

ARM's A series is for high performance, R for RT applications, and M for low power consumption non RT.

7