
LC-3 Instruction Set

	15 14 13 1	2 11 10 9	8 7 6 5 4 3 2 1	0
ADD ⁺	0001	DR	SR1 0 00 SR	DR ← SR1 + SR2; set NZP
ADD^{+}	0001	DR	SR1 1 imm5	DR ← SR1 + SEXT(imm5); set NZP
AND+	0101	DR	SR1 0 00 SF	DR ← SR1 AND SR2; set NZP
AND ⁺	0101	DR	SR1 1 imm5	DR ← SR1 AND SEXT(imm5); set NZP
BR	0000	n z p	PCoffset9	IF ((n·N)+(z·Z)+(p·P)) THEN PC ← PC + SEXT(PCoffset9)
JMP	1100	000	BaseR 000000	PC ← BaseR
JSR	0100	1	PCoffset11	R7 ← PC PC ← PC + SEXT(PCoffset11)
JSRR	0100	0 .00.	BaseR 000000	R7 ← PC PC ← BaseR
LD ⁺	0010	DR	PCoffset9	DR ← M[PC + SEXT(PCoffset9)]; Set NZP
LDI ⁺	1010	DR	PCoffset9	DR ← M[M[PC + SEXT(PCoffset9)]];
LDR ⁺	0110	DR	BaseR offset6	DR ← M[BaseR + SEXT(offset6)];
LEA+	1110	DR	PCoffset9	DR ← PC + SEXT(PCoffset9); Set NZP
NOT+	1001	DR	SR 111111	DR ← NOT(SR); Set NZP
RET	1100	000	111 000000	PC ← R7
RTI	1000		00000000000	IF (PSR[15]==0) THEN PC ← M[R6]; R6 ← R6 + 1; TEMP ← M[R6]; R6 ← R6 + 1;
ST	0011	SR	PCoffset9	PSR ← TEMP M[PC + SEXT(PCoffset9)] ← SR
STI	1011	SR	PCoffset9	\exists
	+++		+++++	M[M[PC + SEXT(PCoffset9)]] ← SR
STR	0111	SR	BaseR offset6	M[BaseR + SEXT(offset6)] ← SR
TRAP	1111	0000	trapvect8	R7 ← PC PC ← M[ZEXT(trapvect8)]


superscript "+" denotes instructions that update the condition bits NZP

LC3 ISA

LC-3 FSM



LC-3 Datapath



	Signal Description	Signal Description
2	LD.MAR = 1, MAR is loaded LD.MDR = 1, MDR is loaded LD.IR = 1, IR is loaded LD.PC = 1, PC is loaded LD.REG = 1, register file is loaded LD.BEN = 1, updates Branch Enable (BEN) bit	LD.CC = 1, updates status bits from system bus GateMARMUX = 1, MARMUX output is put onto system bus GateMDR = 1, MDR contents are put onto system bus GateALU = 1, ALU output is put onto system bus GatePC = 1, PC contents are put onto system bus
nii	MARMUX = 0, chooses ZEXT IR[7:0] = 1, chooses address adder output ADDR1MUX = 0, chooses PC = 1, chooses reg file SR10UT	MIO.EN = 1, Enables memory, chooses memory output for MDR input = 0, Disables memory, chooses system bus for MDR input = 1, M[MAR]<-MDR when MIO.EN = 1 = 0, MDR<-M[MAR] when MIO.EN = 1
dann o o o	ADDR2MUX = 00, chooses "000" = 01, chooses SEXT IR[5:0] = 10, chooses SEXT IR[8:0] = 11, chooses SEXT IR[10:0]	ALUK = 00, ADD = 01, AND = 10, NOT A = 11, PASS A
	PCMUX = 00, chooses PC + 1 = 01, chooses system bus = 10. chooses address adder output	DRMUX = 00, chooses IR[11:9] = 01, chooses "111" = 10, chooses "110"
	SR1MUX = 00, chooses IR[11:9] = 01, chooses IR[8:6] = 10, chooses "110"	