



## **ECE375 Lab 6**

**TA: Youngbin Jin**

School of Electrical Engineering and Computer Science  
Oregon State University




## **External Interrupts**



- Understand Interrupts
- Demonstrate BumpBot using external Interrupts
- BumpBot counts each whisker and displays on LCD

## External Interrupts



## External Interrupts






## Interrupts Handling




## Interrupts Handling



## Interrupts Handling



## Interrupts Handling



## External Interrupts

- The External Interrupts are triggered by the INT7:0 pins.
- The External Interrupts can be triggered by a falling, a rising edge, or a low level.
- EICRA (INT3:0) and EICRB (INT7:4)
- PIND3:0 = INT3:0
- PINE7:4 = INT7:4

## ATmega128 I/O registers

- ATmega128 I/O registers for External Interrupts
  - External Interrupt Control Register A – EICRA
  - External Interrupt Control Register B – EICRB
  - External Interrupt Mask Register – EIMSK
  - External Interrupt Flag Register – EIFR
- Sei ; set interrupt

## External Interrupt Control Register

7	6	5	4	3	2	1	0
ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00

### EICRA

7	6	5	4	3	2	1	0
ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40

### EICRB

**sts EICRA, mpr**

## External Interrupt Control Register

**Table 48.** Interrupt Sense Control<sup>(1)</sup>

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request.
0	1	Reserved
1	0	The falling edge of INTn generates asynchronously an interrupt request.
1	1	The rising edge of INTn generates asynchronously an interrupt request.

Note: 1. n = 3, 2, 1 or 0.

When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.

## External Interrupt Mask Register

7	6	5	4	3	2	1	0
INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0

**EIMSK**

**out EIMSK, mpr**

## Determining Source of Interrupt


- When an interrupt occurs each source of interrupt is mapped to a vector.

Vector #	Program Address	Source	Priority
1	\$0000	RESET	
2	\$0002	INT0	
3	\$0004	INT1	
...	...	...	
9	\$0010	INT7	
10	\$0012	TIMER2 COMP	
11	\$0014	TIMER2 OVF	
...	...	...	
...	...	...	
...	...	...	
...	...	...	


There are 35 vectors!



## Avoiding Queued Interrupts



## Avoiding Queued Interrupts



## External Interrupt Flag Register

- Write “1” in order to clear EIFR
  - Out EIFR, mpr

## Demo Check

- BumpBot Behavior using Interrupts
  - Need to avoid queued interrupts
- LCD displays two counters
  - Count Right/Left Whiskers
  - Implement clearing each counter
- Implement 4 interrupts properly
  - INT0 and INT 1 for Left/Right Whiskers
  - INT2 and INT 3 for clearing counters

## Checklists for Lab 6

- Demo Checklist
  - Standard BumpBot behavior observed
  - Actually used interrupts, not polling
  - Queued interrupts explicitly avoided
  - Nested interrupts not enabled
  - Correctly configured INT0 – INT3 to use falling-edge sense control
- Challenge Checklist
  - Correct alternating-whisker behavior
  - Correct repeated-whisker behavior

## Questions?

