- OBJECTIVE: To design a stop watch with following specifications
  - · 4 digit display showing seconds and 1 seconds
  - One push button switch to go through three state in cycle, viz. RESET ISTART and STOP sequentia

## DESCRIPTION:-


- State 1 (RESET): shows display 00.00 and stopwatch is ready to count.
- State-2 (START): The switch when pressed during RESET starts the watch and display is updated every 1/100 second, the watch keeps counting till the switch is pressed again and then goes to 9tale 3
- State-3 (STOP): counting stops and freezes.

  watch remains in stop condition, till the switch is pressed again. Pressing switch during stop condition RESETS the display and the process repeats from state-1.

## PROCEDURE :-

- -> We need to make 4 digit (16 bit) fully synchronous BCD
- -> 100 will use com four 74161 countries to make the 16-b

→ We have 4 digit (16 bit) to be display



this three counters counts upto 0 to 9 whereas MSB counts from 0 to 5, as we have 60 seconds for a 1 minute.

- -> the last three counters reset when they encounter "10" the MSB clears to 0 when it encounters "6."
- The "counts from a to 9, as its reaches "9", it enables the "counter "c". As both counters "c" and "D" reach "9", they enable "B". As three of AB, "c", "D" reach "9" they enable "A". Enable from one counter is passed to other.
- → All the counters get the same clock, hence they are synchronous.
- For B, C, D, they get cleared to "O" when the digit reaches 1001 (9). A gets cleared when it reaches (0110)(6).

## CLOCK GIENERATOR :-


- → For making clock we use 555 timer. under astable operation (no stable state).
- Frequency = 1000 Hz = 100 Hz.

frequency =  $\frac{1.44}{(RA+2RB)C_c}$  = 100 Hz.

 $C_c$  (capacitance in  $\mu F$ ) =>  $\frac{1.44}{(RA+2RB)}C_c$ 


14400 = Cc (RA+2RB)

C= 10 HF; RA= 11012, RB = 5500.




Switch debouncing circuit:


→ When we simply use switch in a circuit, we get unsteady responeses as followed.




> After making a RC arrangement, the response is smooth but not perfect is as follows:



- After adding schmitt inverter, we get the response as:



a perfect debouncing switch is obtained




## PUSH BUTTON :-

We have stated before that, we have 3 states

We can use same 74-161 ED BCD counter here also with Q3 and Q2 grounded, such that we get 2-bit counter.

- -> clock should be working START (00) state only for counting
- -> Initially counter is set to 0000 i.e cleared.
- Thence we are in START state ready to counting
- when we push the switch it starts counting.
- the counting display the value. (stop the common clock)
  - When we push the switch again, it we goes to 10 state, it resets again.
- our switch counter to zero. (as we encounter to state).



```
and other elements required :-
TC-74161 - 1
2. IC-74160 - 4
3. IC-74 HC14- Schmitt inverter -1
4. capacitor - 10 MF - 2
             0.01 HF-1
   Resistor - 440 470 1 -2
                100-2-1
                 1KA -1
 6. 10 NE 555 times - 1
 7. Switch.
 8. 7-segment display common anode-4
 9. Tc-7447 -4
 10. 7408 (AND) - 2-
  11. 7404 (NOT) - 1
  12. 7400 (NAND) - 1
  13. 7402 (OR)-
  14. 74 02 (NOR) - 1
   Internal diagram of 74161 A4160.
    CLR
     ENP
     OND.
```