

CS232 Week2 Q2

Vedang Dhirendra Asgaonkar (200050154)

January 2022

1 Design

1.1 Design of NAND gate

The NAND gate is designed by combining AND and NOT gates. It has input ports a, b and output port c

$$c = \overline{a \cdot b}$$

1.2 Design of Decoder

We first create AND and OR gates using NAND gates as follows

$$\begin{aligned}\bar{a} &= \text{NAND}(a, a) \\ a \cdot b &= \overline{\text{NAND}(a, b)}\end{aligned}$$

Then, for each output of the encoder, we construct in the following fashion

$$\begin{aligned}z_0 &= \bar{i}_2 \cdot \bar{i}_1 \cdot \bar{i}_0 & z_1 &= \bar{i}_2 \cdot \bar{i}_1 \cdot i_0 \\ z_2 &= \bar{i}_2 \cdot i_1 \cdot \bar{i}_0 & z_3 &= \bar{i}_2 \cdot i_1 \cdot i_0 \\ z_4 &= i_2 \cdot \bar{i}_1 \cdot \bar{i}_0 & z_5 &= i_2 \cdot \bar{i}_1 \cdot i_0 \\ z_6 &= i_2 \cdot i_1 \cdot \bar{i}_0 & z_7 &= i_2 \cdot i_1 \cdot i_0\end{aligned}$$