Name: Santrupta Singh, Roll No: 2021102035

Name: Vedant Liladhar Nipane, Roll No: 2021102040

#### **Table of Contents:**

```
Overview
Sequential
   Fetch
   Decode
   Execute
   Memory
   Write Back
   PC Update
Pipeline
   Changes for Pipeline
       Rearranging Stages:
       Inserting Pipeline Registers
      Rearranging and Relabelling signals
   Processor
   Fetch Module
      Instruction Set:
       Predict PC Module
      Instruction Validity and Memory Error
       Select Module
      Status Module
   Decode
       Registers:
      D Block:
      Sel + Fwd A block
      Fwd B Block
   Execute
       E block (reg)
       ALU
       Condition Codes
       Flags
       Assign ALU values
       Destination Value
       Initiating the data memory
       Error and Status Block
       Read Block
       Write Block
       M block (reg)
       Predict Hazard
```

Generating Stalls and Bubbles

## **Overview**

Testing and Output:
Challenges Faced:
Acknowledgement

The aim of the project is to implement a pipelined Y86-64 processor architecture with data forwarding and control logic in Verilog. The processor should be able to execute all instructions in the Y86-64 ISA. The first part of the project involved making a sequential implementation of the Y86-64 architecture.

As compared to its sequential counterpart (SEQ), a pipelined implementation (PIPE) of a processor allows for an increased throughput. With SEQ, an instruction is executed only after that which is preceding it has finished executing. In other words, the instructions follow a sequence, hence the name. On the other hand, with PIPE, an instruction is divided into a fixed number of stages.


## **Sequential**

#### **Fetch**

- In the Fetch stage of SEQ implementation, we are supposed to read instruction by instruction and find the values of icode, ifun, rA, rB, valc and valp.
- We declared the instruction memory as <a href="inst\_memo">inst\_memo</a> in the fetch stage.

```
reg [7:0] inst_memo[0:127];
```

- · Control Logic:
  - Instr. Valid: Is this instruction valid?
  - o icode, ifun: Generate no-op if invalid address
  - Need regids: Does this instruction have a register byte?
  - Need valC: Does this instruction have a constant word?



- · Working of the fetch stage:
  - For the current value of PC, icode and ifun will be calculated from the instruction memory as follows:

```
icode = inst_memo[PC][7:4];
ifun = inst_memo[PC][3:0];
```

- We need icode and ifun to decide which instruction and sub-instruction to execute.
- Depending on the value of icode, the rest of the output values are obtained as follows:

```
temp = {inst_memo[PC+1]};
rA = temp[0:3];
rB = temp[4:7];
valP = PC + x; // x depends on the type of instruction
```

- $\circ~$  If  $|_{\mbox{icode}}$  is invalid then the  $|_{\mbox{invalid\_instr}}$  is set to 1.
- · Code:

```
output reg [63:0] valC, valP;
            output reg halt,invalid_instr,memory_error;
            reg [7:0] inst_memo[0:127];
initial begin
   halt = 0;
    inst\_memo[0] = 8'b00010000; // nop instruction PC = PC +1 = 1
   inst_memo[1] = 8'b011000000; // Opq add
inst_memo[2] = 8'b001000001; // rA = 0, rB = 1; PC = PC + 2 = 3
    inst_memo[3] = 8'b00110000; // irmovq instruction PC = PC + 10 = 13
    inst_memo[4] = 8'b11110010; // F, rB = 2;
    inst\_memo[5] = 8'b00000101; // 1st byte of V = 5, rest all bytes will be zero
    inst\_memo[6] = 8'b000000000; // 2nd byte
    inst\_memo[7] = 8'b000000000; // 3rd byte
    inst memo[8] = 8'b00000000: // 4th byte
    inst_memo[9] = 8'b00000000; // 5th byte
    inst_memo[10] = 8'b00000000; // 6th byte
    inst_memo[11] = 8'b00000000; // 7th byte
    inst\_memo[12] = 8'b000000000; // 8th byte (This completes irmovq)
    inst_memo[13] = 8'b00110000; // irmovq instruction PC = PC + 10 = 23
    inst_memo[14] = 8'b11110011; // F, rB = 3;
    inst_memo[15] = 8'b00000101; // 1st byte of V = 5, rest all bytes will be zero
    inst_memo[16] = 8'b00000000; // 2nd byte
    inst_memo[17] = 8'b00000000; // 3rd byte
    inst_memo[18] = 8'b00000000; // 4th byte
    inst_memo[19] = 8'b00000000; // 5th byte
    inst\_memo[20] = 8'b000000000; // 6th byte
    inst_memo[21] = 8'b00000000; // 7th byte
    inst_memo[22] = 8'b000000000; // 8th byte (This completes irmovq)
    inst_memo[23] = 8'b00110000; // irmovq instruction PC = PC + 10 = 33
    inst_memo[24] = 8'b11111100; // F, rB = 12;
    inst\_memo[25] = 8'b00000101; // 1st byte of V = 5, rest all bytes will be zero
    inst_memo[26] = 8'b000000000; // 2nd byte
    inst_memo[27] = 8'b00000000; // 3rd byte
    inst_memo[28] = 8'b00000000; // 4th byte
    inst_memo[29] = 8'b00000000; // 5th byte
    inst_memo[30] = 8'b00000000; // 6th byte
    inst_memo[31] = 8'b00000000; // 7th byte
    inst_memo[32] = 8'b000000000; // 8th byte (This completes irmovq)
    inst_memo[33] = 8'b01100000; // Opq add // PC = PC + 2 = 37
    inst\_memo[34] = 8'b00111100; // rA = 3 and rB = 12, final value in rB(4) = 10;
   inst_memo[37] = 8'b00100000; // rrmovq // PC = PC + 2 = 35
   inst_memo[38] = 8'b11000110; // rA = 12; rB = 5;
    inst_memo[35] = 8'b00100101; // cmovge // PC = PC + 2 = 39
    inst_memo[36] = 8'b01100011; // rA = 5; rB = 6;
  inst_memo[39] = 8'b01100001; // Opq subq // PC = PC + 2 = 41
    inst_memo[40] = 8'b11000110; // rA = 3, rB = 5; both are equal
   inst_memo[41] = 8'b01110011; //je // PC = PC + 9 = 50
    inst_memo[42] = 8'b00110101; // Dest = 53; 1st byte
    inst\_memo[43] = 8'b000000000; // 2nd byte
    inst\_memo[44] = 8'b000000000; // 3rd byte
    inst memo[45] = 8'b000000000: // 4th byte
    inst_memo[46] = 8'b00000000; // 5th byte
    inst_memo[47] = 8'b000000000; // 6th byte
    inst_memo[48] = 8'b00000000; // 7th byte
    inst_memo[49] = 8'b000000000; // 8th byte
    inst_memo[50] = 8'b00010000; // nop
    // inst_memo[51] = 8'b01100001; // Opg add
    // inst_memo[52] = 8'b00110101; // rA = 3; rB = 5;
    inst_memo[53] = 8'b00010000; // nop
    inst_memo[54] = 8'b10000000; //call // PC = PC + 9 = 50
    inst_memo[55] = 8'b01000101; // Dest = 53; 1st byte
    inst\_memo[56] = 8'b000000000; // 2nd byte
    inst_memo[57] = 8'b00000000; // 3rd byte
    inst memo[58] = 8'b000000000: // 4th byte
    inst_memo[59] = 8'b00000000; // 5th byte
    inst_memo[60] = 8'b00000000; // 6th byte
    inst_memo[61] = 8'b00000000; // 7th byte
    inst_memo[62] = 8'b00000000;
    inst_memo[69] = 8'b00010000;
```

```
inst\_memo[70] = 8'b00110000; // irmovq instruction PC = PC + 10 = 33
    inst_memo[73] = 8'b00000000; // 2nd byte
    inst_memo[74] = 8'b00000000; // 3rd byte
    inst_memo[75] = 8'b00000000; // 4th byte
    inst_memo[76] = 8'b00000000; // 5th byte
    inst_memo[77] = 8'b00000000; // 6th byte
    inst_memo[78] = 8'b00000000; // 7th byte inst_memo[79] = 8'b00000000;
    inst\_memo[80] = 8'b01000000; // rmmovq instruction PC = PC + 10 = 33
    inst_memo[81] = 8'b10100111; // 10, rB = 7;
    inst\_memo[82] = 8'b000000000; // 1st byte of V = 5, rest all bytes will be zero
    inst_memo[83] = 8'b00000000; // 2nd byte
    inst_memo[84] = 8'b00000000; // 3rd byte
inst_memo[85] = 8'b00000000; // 4th byte
    inst_memo[86] = 8'b00000000; // 5th byte
    inst_memo[87] = 8'b00000000; // 6th byte
    inst_memo[88] = 8'b00000000; // 7th byte
    inst_memo[89] = 8'b00000000;
inst\_memo[90] = 8'b00110000; // irmovq instruction PC = PC + 10 = 33
   inst_memo[91] = 8'b11110100; // F, rB = 10;
inst_memo[92] = 8'b00000000; // 1st byte of V = 100, rest all bytes will be zero
    inst_memo[93] = 8'b00000000; // 2nd byte
    inst_memo[94] = 8'b00000000; // 3rd byte
    inst_memo[95] = 8'b00000000; // 4th byte
    inst\_memo[96] = 8'b000000000; // 5th byte
    inst_memo[97] = 8'b00000000; // 6th byte inst_memo[98] = 8'b00000000; // 7th byte
    inst_memo[99] = 8'b00000000;
    inst_memo[100] = 8'b10010000; //ret
    inst_memo[101] = 8'b00010000; // nop
    inst_memo[102] = 8'b00000000; // halt
end
            always @(*) begin
                memory_error = 0;
                if(PC >102)
                begin
                   memory_error = 1;
                icode = inst_memo[PC][7:4];
                ifun = inst_memo[PC][3:0];
                if(icode >= 4'b0000 && icode <4'b1100)
                begin
                    invalid_instr = 0;
                    case (icode)
                     4'b0000: //halt
                    begin
                    halt = 1;
end
                    4'b0001://nop
                    begin
                        valP = PC + 64'd1;
                     end
                    4'b0011://irmove
                    begin
                        temp = {inst_memo[PC+1]};
                         rA = temp[0:3];
                         rB = temp[4:7];
                         valC = { inst_memo[PC+9],
                         inst_memo[PC+8],inst_memo[PC+7],
                         inst_memo[PC+6],inst_memo[PC+5],
                         inst_memo[PC+4],inst_memo[PC+3],
                         inst_memo[PC+2]
```


```
valP = PC + 64'd10;
end
4'b0101://mrmove
begin
      temp = {inst_memo[PC+1]};
    rA = temp[0:3];
    rB = temp[4:7];
    valC = { inst\_memo[PC+9], }
    inst_memo[PC+8],inst_memo[PC+7],
    inst_memo[PC+6],inst_memo[PC+5],
    inst_memo[PC+4],inst_memo[PC+3],
    inst_memo[PC+2]
    };
     valP = PC + 64'd10;
end
4'b0100://rmmove
     temp = {inst_memo[PC+1]};
    rA = temp[0:3];
    rB = temp[4:7];
valC = { inst_memo[PC+9],
    inst_memo[PC+8],inst_memo[PC+7],
    inst_memo[PC+6],inst_memo[PC+5],
    inst_memo[PC+4],inst_memo[PC+3],
    inst_memo[PC+2]
    };
    valP = PC + 64'd10;
4'b0010://cmove
begin
     temp = {inst_memo[PC+1]};
    rA = temp[0:3];
rB = temp[4:7];
     valP = PC + 64'd2;
end
 4'b0110://opq
begin
    temp = {inst_memo[PC+1]};
    rA = temp[0:3];
    rB = temp[4:7];
    valP = PC + 64'd2;
end
 4'b1010://push
     temp = {inst_memo[PC+1]};
    rA = temp[0:3];
    rB = temp[4:7];
    valP = PC + 64'd2;
end 4'b1011://pop
begin
      temp = {inst_memo[PC+1]};
    rA = temp[0:3];
rB = temp[4:7];
    valP = PC + 64'd2;
 4'b0111://jxx
begin
   valc = { inst_memo[PC+8],
inst_memo[PC+7],inst_memo[PC+6],
inst_memo[PC+5],inst_memo[PC+4],
    inst_memo[PC+3],inst_memo[PC+2],
    inst_memo[PC+1]
     valP = PC + 64'd9;
end
 4'b1000://call
begin
    valC = { inst_memo[PC+8],
    inst_memo[PC+7],inst_memo[PC+6],
    inst_memo[PC+5],inst_memo[PC+4],
    inst_memo[PC+3],inst_memo[PC+2],
inst_memo[PC+1]
```

## **Decode**

- In the decode stage we are required to output vala and valB based on icode, rA and rB.
- We created 15 register arrays named reg\_file0 to reg\_file14 as inputs.
- We also created a register temp\_memo which represents the register memory of the processor.

```
reg [63:0] temp_memo[0:14];
```

- · Control Logic:
  - o srcA, srcB: read port addresses
  - o dstE, dstM: write port addresses




- Working of the Decode Stage:
  - The values of vala and valB are present in the registers given by address ra and rB. We use an ra and rB and index and reference the temp\_memo register array for vala and valB.
  - $\circ$  Depending on the <u>icode</u> of the instructions we decide the <u>values</u> of <u>valA</u> and <u>valB</u> as follows:
    - valA = temp\_memo[rA] for cmovxx
    - valA = temp\_memo[rA] for rmmovq
    - valB = temp\_memo[rB] for opq
    - valB = temp\_memo[rB] for mrmovq
    - valB = temp\_memo[4'b0100] for call
    - valA = temp\_memo[4'b0100] and valB = temp\_memo[4'b0100] for ret and popq
    - valA = temp\_memo[rA], valB = temp\_memo[4'b0100] for push
- Code:

```
input [63:0] reg_file2,
                input [63:0] reg_file3,
                input [63:0] reg_file4,
                input [63:0] reg_file5,
                input [63:0] reg_file6,
                input [63:0] reg_file7,
                input [63:0] reg_file8,
                input [63:0] reg_file9,
                input [63:0] reg_file10,
                input [63:0] reg_file11,
                input [63:0] reg_file12,
                input [63:0] reg_file13,
                input [63:0] reg_file14);
    reg [63:0] temp_memo[0:14];
    always @(*) begin
        temp_memo[0] = reg_file0;
        temp_memo[1] = reg_file1;
        temp_memo[2] = reg_file2;
        temp_memo[3] = reg_file3;
        temp_memo[4] = reg_file4;
        temp_memo[5] = reg_file5;
        temp_memo[6] = reg_file6;
        temp_memo[7] = reg_file7;
        temp_memo[8] = reg_file8;
        temp_memo[9] = reg_file9;
        temp_memo[10] = reg_file10;
        temp_memo[11] = reg_file11;
        temp_memo[12] = reg_file12;
temp_memo[13] = reg_file13;
        temp_memo[14] = reg_file14;
    if (icode == 4'd2) begin //cmove
        valA = temp_memo[rA];
    end
    else if (icode == 4'd3) begin //irmove
       //Nothing
    end
    else if (icode == 4'd4) begin //rmmove
        valA = temp_memo[rA];
        valB = temp_memo[rB];
    end
    else if (icode == 4'd5) begin //mrmove
       valB = temp_memo[rB];
    end
    else if (icode == 4'd6) begin //operation
        valA = temp_memo[rA];
        valB = temp_memo[rB];
    end
    else if (icode == 4'd7) begin //jxx
       //Nothing
    else if (icode == 4'd8) begin //call Dest
        valB = temp_memo[4'b0100];
    else if (icode == 4'd9) begin //ret
        valA = temp_memo[4'b0100];
        valB = temp_memo[4'b0100];
    end
    else if (icode == 4'd10) begin //push
        valA = temp_memo[rA];
        valB = temp_memo[4'b0100];
    else if (icode == 4'd11) begin //popq rA
       valA = temp_memo[4'b0100];
        valB = temp_memo[4'b0100];
end
endmodule
```

#### **Execute**

- The execute stage includes the ALU.
- According to the value of icode and ifun, we can decide the value to be assigned to vale accordingly.
- Units of Execute Stage:
  - ALU: Implements 4 required functions.Generates condition code values
  - o cc: Register with 3 condition code bits

o cond: Computes conditional jump/move flag




- · Control Logic:
  - Set CC: Should condition code register be loaded?
  - ALU A: Input A to ALU
  - ALU B: Input B to ALU
  - ALU fun: What function should ALU compute?
- · Implementation:
- 1. For cmov we need to check the following move conditions according to ifun and set cnd to 1 or leave it as zero accordingly:



Instruction		Synonym	Move condition	Description		
cmove	S, R	cmovz	ZF	Equal / zero		
cmovne	S, R	cmovnz	~ZF	Not equal / not zero		
cmovs	S, R		SF	Negative		
cmovns	S, R		~SF	Nonnegative		
cmovg	S, R	cmovnle	~(SF ^ OF) & ~ZF	Greater (signed >)		
cmovge	S, R	cmovnl	~(SF ^ OF)	Greater or equal (signed >=)		
cmovl	S, R	cmovnge	SF ^ OF	Less (signed <)		
cmovle	S, R	cmovng	(SF ~ OF)   ZF	Less or equal (signed <=)		
cmova	S, R	cmovnbe	~CF & ~ZF	Above (unsigned >)		
cmovae	S, R	cmovnb	~CF	Above or equal (Unsigned >=)		
cmovb	S, R	cmovnae	CF	Below (unsigned <)		
cmovbe	S, R	cmovna	CF   ZF	below or equal (unsigned <=)		

- 2. For irmovq: valE = valC
- 3. For mrmovq and rmmovq: valE=valB+valC
- 4. For Operation or  $\frac{OPQ}{OPQ}$ , we should check the  $\frac{Ifun}{OPQ}$  values and use  $\frac{ALU}{OPQ}$  to perform the desired operation and do  $\frac{ValE}{OPQ}$  and  $\frac{ALU}{OPQ}$



5. For jxx, we should check the jxx value and check if the jump conditions are satisfies:



- 6. For call and pushq: valE=-64'd8+valB
- 7. For ret and popq: valE=64'd8+valB
- Code:

```
`include "./ALU/alu.v"
module exec_seq(input clk,
                input [3:0] icode,
                input [3:0] ifun,
                input [63:0] valA,
                input [63:0] valB,
input [63:0] valC,
                output reg signed [63:0] valE,
                output reg cnd,
                output reg ZF,
                output reg SF,
                output reg OF);
wire signed [63:0] result;
wire overflow;
reg signed [63:0] inpA;
reg signed [63:0] inpB;
reg[1:0] select;
reg signed [63:0] ans;
alu alu_mod1(
   .control(select),
    .a(inpA),
    .b(inpB),
    .out(result),
    .overflow(overflow)
reg cnd1,cnd2,xoro,ando,oro,noto,temp1;
always @(cnd1 or cnd2) begin
    begin
       ando = cnd1 & cnd2:
       oro = cnd1 | cnd2;
        xoro = cnd1 ^ cnd2 ;
       noto = ~cnd1;
    end
end
always @(*)
begin
   ZF = (result == 1'b0); // Output of ALU is zero
    //SF = (result < 1'd0); // Output of the ALU is negative
    if (result[63] == 1'b1) begin
   SF = 1;
end
    else
    begin
       SF = 0;
    OF = (inpA < 1'b0 == inpB < 1'b0) && (result < 64'b0 != inpA < 1'b0); // signed overflow flag
always @(*) begin
    cnd = 0;
    if (icode == 4'd2) begin //cmove
           case (ifun)
4'd0://rrmove
                begin
                   cnd = 1;
                end
                4'd1://cmovle
                begin
                    cnd1 = SF; cnd2= OF;
                    temp1 = xoro:
                    cnd1 = ZF;
                    cnd1 = noto;
                    cnd2 = temp1;
                    if(oro)begin
                    cnd = 1;
end
            valE = result;
```

```
4'd2://cmovl
             begin
                cnd1 = SF; cnd2= OF;
if(xoro)begin
                  cnd = 1;
        valE = result;
             end
             4'd3://cmove
             begin
                if(ZF)begin
                 cnd = 1;
        valE = result;
             end
             4'd4://cmovne
             begin
                cnd1 = ZF;
                if(ZF)begin
                cnd = 1;
        valE = result;
             4'd5://cmovge
             begin
                cnd1= SF;
                cnd2=OF;
temp1 = xoro;
cnd = temp1;
                cnd = 1;
                if(noto)begin
        valE = result;
             end
             4'd6://cmovg
             begin
                cnd1 = SF; cnd2= OF;
                temp1 = xoro;
cnd1 = temp1;
                if(noto)begin
                cnd = 1;
        valE = result;
            end
        endcase
        inpA = valA;
inpB = 64'd0;
        select = 2'd0;
        valE = result;
else if (icode == 4'd3) begin //irmove
   inpA = 64'b0;
inpB = valC;
select = 2'd0;
    valE = result;
else if (icode == 4'd4) begin //rmmove
   inpA = valB;
inpB = valC;
    select = 2'd0;
    valE = result;
else if (icode == 4'd5) begin //mrmove
   inpA = valB;
inpB = valC;
    select = 2'd0;
    valE = result;
else if (icode == 4'd6) begin //operation
   inpA = valA;
       inpB = valB;
case (ifun)
            4'd0://addq
            select = 2'd0;
end
             4'd1://sub
             begin
            select = 2'd1;
end
             4'd2://and
```


```
select = 2'd2;
end
           4'd3:
           begin
            select = 2'd3;
           end
       endcase
       valE = result;
end
else if (icode == 4'd7) begin //jxx
   case (ifun)
       4'd0://jmp
       begin
       cnd = 1;
end
       4'd1://jle
       begin
          cnd1 = SF;
          cnd2 = OF;
           temp1 = xoro;
           cnd1 = temp1;
           cnd2 = ZF;
          if(oro)begin
          cnd = 1;
end
       4'd2://jl
       begin
          cnd1= SF;
          cnd2 =OF;
          if(xoro)
          begin
             cnd = 1;
          end
       end
       4'd3://je
       begin
         if(ZF)
begin
             cnd = 1;
           end
       end
       4'd4://jne
       begin
         cnd1 = ZF;
          if(noto)begin
             cnd = 1;
          end
       end
       4'd5://jge
       begin
         cnd1 = SF;
          cnd2 = 0F;
           temp1 = xoro;
           cnd1 = temp1;
          cnd = 1;
          if(noto)begin
       end
       4'd6://jg
       begin
          cnd1 = SF;
          cnd2 = OF;
temp1 = xoro;
           cnd1 = temp1;
          if(noto)begin
              cnd = 1;
           end
       end
endcase
end
else if (icode == 4'd8) begin //call Dest
   // valE = valB - 8
       inpA = -64'd8;
       inpB = valB;
       select = 2'b00; // to decrement the stack pointer by 8 on call
       valE = result;
else if (icode == 4'd9) begin //ret
   // valE = valB + 8
       inpA = 64'd8;
       inpB = valB;
       select = 2'b00; // to increment the stack pointer by 8 on ret
       valE = result;
else if (icode == 4'd10) begin //pushq rA
```

## **Memory**

- · Responsible for reading and writing to memory.
- We declared the data memory as a register array:

```
reg [63:0] memory [0:127];
```

- Based on the icode we can decide whether we are required to read or write from or to memory respectively.
- Based on the icode we can decide whether we are required to read or write from or to memory respectively.
- The data address is calculated using icode, vale and vale and the data input is calculated using icode, vale and vale. vale
- · Control Logic:
  - o stat: What is instruction status?
  - Mem. read: should word be read?
  - Mem. write: should word be written?
  - o Mem. addr.: Select address
  - o Mem. data.: Select data



• Code:

```
"timescale 1ns/1ps

module memory_seq (
    input clk,
    input wire [3:0] icode,
    input wire [63:0] valA,
    input wire [63:0] valB,
    input wire [63:0] valP,
    input wire [63:0] valE,
    output reg [63:0] valM
);
    reg [63:0] memory [0:127];

initial begin
        memory[1] = 64'b1;
    end

always@(*)
begin
    //memory[0] = 64'b2;
    if(icode == 4'b0101) // mrmovq
```

```
valm = memory[valE];
end
       else if(icode == 4'b1001) //ret
       begin
          valM = memory[valA];
       else if(icode == 4'b1011) //popq
       valM = memory[valA];
end
    always@(posedge clk)
       if(icode == 4'b0100) // rmmovq
       memory[valE] = valA;
end
       else if(icode == 4'b1000) //call
       begin
          memory[valE] = valP;
       end
       else if(icode == 4'b1010) //pushq
       begin
          memory[valE] = valA;
endmodule
```

## **Write Back**

- Writes up to two results to the register file.
- We created 15 register arrays named reg\_file0 to reg\_file14 as outputs.
- We also created a register temp\_memo which represents the register memory of the processor.

```
reg [63:0] temp_memo[0:14];
```

• Implementation:

```
1. irmove: temp_memo[rB] = valE
2. mrmove: temp_memo[rB] = valE
3. cmove: temp_memo[rB] = valE
4. opq: temp_memo[rB] = valE
5. push: temp_memo[4'b0100] = valE
6. pop:

    temp_memo[4'b0100] = valE;
    temp_memo[rA] = valM;

7. call: temp_memo[4'b0100] = valE
8. ret: temp_memo[4'b0100] = valE
```

· Code:

```
module wb_seq(clk, icode, rA, rB, valE, valM, reg_file0, reg_file1, reg_file2, reg_file3, reg_file4, reg_file5, reg_file6, reg_file7,
  input clk;
  input [3:0] icode;
  input [3:0] rA;
  input [3:0] rB;
  input [63:0] valE,valM;


  output reg signed [63:0] reg_file0;
  output reg signed [63:0] reg_file1;
  output reg signed [63:0] reg_file2;
  output reg signed [63:0] reg_file2;
  output reg signed [63:0] reg_file3;
```


```
output reg signed [63:0] reg_file4;
output reg signed [63:0] reg_file5;
output reg signed [63:0] reg_file6;
output reg signed [63:0] reg_file7;
output reg signed [63:0] reg_file8;
output reg signed [63:0] reg_file9;
output reg signed [63:0] reg_file10;
output reg signed [63:0] reg_file11;
output reg signed [63:0] reg_file12;
output reg signed [63:0] reg_file13;
output reg signed [63:0] reg_file14;
reg [63:0] temp_memo[0:14];
initial begin
    temp_memo[0] = 0;
    temp_memo[1] = 0;
temp_memo[2] = 0;
    temp_memo[3] = 0;
    temp_memo[4] = 0;
    temp_memo[5] = 0;
    temp_memo[6] = 0;
    temp_memo[7] = 0;
    temp_memo[8] = 0;
    temp_memo[9] = 0;
    temp_memo[10] =0;
    temp_memo[11] =0;
    temp_memo[12] =0;
    temp_memo[13] =0;
    temp_memo[14] = 0;
end
always @(*) begin
    reg_file0 = temp_memo[0];
reg_file1 = temp_memo[1];
    reg_file2 = temp_memo[2];
    reg_file2 = temp_memo[2],
reg_file3 = temp_memo[3];
reg_file4 = temp_memo[4];
reg_file5 = temp_memo[5];
    reg_file6 = temp_memo[6];
    reg_file7 = temp_memo[7];
    reg_file8 = temp_memo[8];
reg_file9 = temp_memo[9];
    reg_file10 = temp_memo[10];
reg_file11 = temp_memo[11];
    reg_file12 = temp_memo[12];
    reg_file13 = temp_memo[13];
    reg_file14 = temp_memo[14];
always @(posedge clk) begin
                  case (icode)
                  4'b0000: //halt
                  begin
                  end
                  4'b0001://nop
                  begin
                  end
                  4'b0011://irmove
                  begin
                    temp_memo[rB] = valE;
                  end
                  4'b0101://mrmove
                  begin
                       temp_memo[rA] = valE;
                  4'b0100://rmmove
                  begin
                  end
                  4'b0010://cmove
                  begin
                     temp_memo[rB] = valE;
                   4'b0110://opg
                  begin
```

```
temp_memo[rB] = valE;
                   end
                    4'b1010://push
                   begin
                       temp_memo[4'b0100] = valE;
                   4'b1011://pop
                   begin
                       temp_memo[4'b0100] = valE;
                       temp_memo[rA] = valM;
                    4'b0111://jxx
                   begin
                   end
                    4'b1000://call
                   begin
                     temp_memo[4'b0100] = valE;
                    4'b1001://ret
                   begin
                       temp_memo[4'b0100] = valE;
                   end
                   endcase
endmodule
```

## **PC Update**

- The PC update module is responsible for finding the next value of PC after an instruction has finished executing.
- The PC is updated by the instruction length in bytes for all except jxx, call and ret.





• Implementation:

```
    jxx: If cnd = 1: PC_updated = valc Or PC_updated = valP.
    call: PC_updated = valc
    ret: PC_updated = valM
    default case: PC_updated = valP
```

· Code:

```
`timescale 1ns/1ps


module pc_update (
   input clk,
   input cnd,
   input [3:0] icode,
   input [63:0] valc,
   input [63:0] valM,
   input [63:0] valP,
```

```
output reg [63:0] PC_updated
   always@(*)
   begin

if(icode == 4'b0111) // jxx or jumps
       begin
           if(cnd == 1'b1)
           PC_updated = valC; end
           begin
           else
           begin
              PC_updated = valP;
       else if(icode == 4'b1000) // call
       begin
          PC_updated = valC;
       else if(icode == 4'b1001) // ret
       PC_updated = valM;
       else // default case
       PC_updated = valP;
       begin
   end
endmodule
```

# **Pipeline**

Hardware structure of PIPE:



## **Changes for Pipeline**

#### **Rearranging Stages:**

- The PC update stage in the SEQ implementation is the last stage in the cycle of an instruction.
- For the pipelined implementation we should bring the PC update stage to the beginning of the cycle as we want to be able to continuously fetch the next instruction without having to wait for the PC update stage of the previous instruction to end had it been at the end of the cycle. This is known as circuit retiming. This changes the general sentation of the circuit without affecting its local behavior. This also allows us to balance the delays between stages in the pipelined system.
- Now the PC update stage at the beginning of the cycle can keep providing updated PC values to the fetch stage using the
  required values from different stages from instructions that have passed that stage

#### **Inserting Pipeline Registers**

- The next step to pipelining is inserting the pipeline registers.
- We know that in a pipelined implementation we rearrange some of the hardware and signals in the SEQ implmentation and insert pipeline register between each stage.
- These registers stop the signals from one stage from flowing into the next stage and affecting the processing happening there.
- F the register inserted before the fetch stage holds a predicted value of the program counter.
- D sits between the fetch and decode stages. It holds information about the most recently fetched instruction for processing by the decode stage.
- E sits between the decode and execute stages. It holds information about the most recently decoded instruction and the values read from the register file for processing by the execute stage.
- M sits between the execute and memory stages. It holds the results of the most recently executed instruction for
  processing by the memory stage. It also holds information about branch conditions and branch targets for processing
  conditional jumps.
- W sits between the memory stage and the feedback paths that supply the computed results to the register file for writing and the return address to the PC selection logic when completing a ret instruction.

#### **Rearranging and Relabelling signals**

- In the pipelined implementation we will have all the signals of an instruction pass through every stage one by one and these will have to be names with respect to the stage it is currently in as it is not possible to have one signal icode and have ti account for all the 5 instructions running at the same time.
- So we maintain the signal at each stage and label them with respect to the stage as f\_icode,d\_icode,w\_icode,etc.

#### **Processor**

Defining and initialising inputs and outputs:

```
FETCH
// F stage registers
reg [63:0] F_predPC = 0;
// Fetch Stage output
wire [63:0] f_valC;
wire [63:0] f_valP;
wire [63:0] f_predPC;
wire [2:0] f_stat;
wire [3:0] f_icode;
wire [3:0] f_ifun;
wire [3:0] f_rA;
wire [3:0] f_rB;
                  DECODE
// D stage registers
reg [3:0] D_icode = 1;
req [3:0] D ifun = 0:
reg [2:0] D_stat = 1;
reg [63:0] D_valC = 0;
```

```
reg [63:0] D_valP = 0;
reg [3:0] D_rA = 0;
reg [3:0] D_rB = 0;
// Decode Stage Output
wire [2:0] d_stat;
wire [3:0] d_icode;
wire [3:0] d_ifun;
wire [3:0] d_dstE;
wire [3:0] d_srcB;
wire [3:0] d dstM:
wire [3:0] d_srcA;
wire [63:0] d_valC;
wire [63:0] d_valA;
wire [63:0] d_valB;
  wire signed[63:0] reg_file0;
wire signed[63:0] reg_file1;
  wire signed[63:0] reg_file2;
  wire signed[63:0] reg_file3;
  wire signed[63:0] reg_file4;
  wire signed[63:0] reg_file5;
  wire signed[63:0] reg_file6;
  wire signed[63:0] reg_file7;
wire signed[63:0] reg_file8;
  wire signed[63:0] reg_file9;
  wire signed[63:0] reg_file10;
  wire signed[63:0] reg_file11;
  wire signed[63:0] reg_file12;
  wire signed[63:0] reg_file13;
  wire signed[63:0] reg_file14;
                   _EXECUTE_
//E stage registers
reg [2:0] E_stat = 1;
reg [3:0] E_icode = 1;
reg [3:0] E_ifun = 0;
reg [3:0] E_dstE = 0;
reg [3:0] E_dstM = 0;
reg [3:0] E_srcA = 0;
reg [3:0] E_srcB = 0;
reg [63:0] E_valC = 0;
reg [63:0] E_valA = 0;
reg [63:0] E_valB = 0;
reg [63:0] E_valP = 0;
// Execute stage output
wire e_Cnd;
wire [2:0] e_stat;
wire [3:0] e_icode;
wire [3:0] e_dstE;
wire [3:0] e_dstM;
wire [63:0] e_valE;
wire [63:0] e_valA;
wire [63:0] e_valC;
wire ZF;
wire SF;
wire OF;
                   _MEMORY_
//M stage register
reg M_Cnd = \overline{0};
reg [2:0] M_stat = 1;
reg [3:0] M_icode = 1;
reg [3:0] M_dstE = 0;
reg [3:0] M_dstM = 0;
reg [63:0] M_valE = 0;
reg [63:0] M_valA = 0;
reg [63:0] M_valC = 0;
// Memory stage output
wire [2:0] m_stat;
wire [3:0] m_icode;
wire [63:0] m_valE;
wire [63:0] m_valM;
wire [3:0] m_dstE;
wire [3:0] m_dstM;
                   __WRITEBACK
// W stage register
reg [2:0] W_stat = 1;
reg [3:0] W_icode = 1;
```

```
reg [3:0] W_dstE = 0;
reg [3:0] W_dstM = 0;
reg [63:0] W_valE = 0;
reg [63:0] W_valM = 0;
reg [63:0] W_valP = 0;
```

#### Integration of Modules:

```
fetch fetch_stage(
    .F_predPC(F_predPC),
    .M_valA(M_valA),
    .M_icode(M_icode),
    .M_Cnd(M_Cnd),
    .W_icode(W_icode),
    .W_valM(W_valM),
    .f_stat(f_stat),
    .f_icode(f_icode),
    .f_ifun(f_ifun),
    .f_rA(f_rA),
.f_rB(f_rB),
    .f_valC(f_valC),
    .f_valP(f_valP),
    .f_predPC(f_predPC)
 decode decode_stage(
.clk(clk),
    .D_stat(D_stat),
    .D_icode(D_icode),
    .D_ifun(D_ifun),
    .D_rA(D_rA),
    .D_rB(D_rB),
    .D_valC(D_valC),
    .D_valP(D_valP),
    .e_dstE(e_dstE),
    .e_valE(e_valE),
    .M_dstE(M_dstE),
    .M_valE(M_valE),
    .M_dstM(M_dstM),
    .m_valM(m_valM),
    .W_dstM(W_dstM),
    .W_valM(W_valM),
    .W_dstE(W_dstE),
    .W_valE(W_valE),
    .d_valA(d_valA),
    .d_valB(d_valB),
    .d_dstE(d_dstE),
    .d_stat(d_stat),
    .d_icode(d_icode),
.d_ifun(d_ifun),
    .d_valC(d_valC),
    .d_dstM(d_dstM),
    .d_srcA(d_srcA),
    .d_srcB(d_srcB),
    .reg_file0(reg_file0),
    .reg_file1(reg_file1),
    .reg_file2(reg_file2),
    .reg_file3(reg_file3),
    .reg_file4(reg_file4),
    .reg_file5(reg_file5),
    .reg_file6(reg_file6),
   .reg_file7(reg_file7),
.reg_file8(reg_file8),
    .reg_file9(reg_file9),
    .reg_file10(reg_file10),
    .reg_file11(reg_file11),
    .reg_file12(reg_file12),
    .reg_file13(reg_file13),
    .reg_file14(reg_file14)
  execute execute_stage(
    .clk(clk),
    .E_stat(E_stat),
    .E_icode(E_icode),
```

```
.E_ifun(E_ifun),
    .E_valC(E_valC),
    .E_valA(E_valA),
    .E valB(E valB),
    .E dstE(E dstE).
    .E_dstM(E_dstM),
    .W_stat(W_stat),
    .m_stat(m_stat),
    .e_stat(e_stat),
    .e_icode(e_icode),
    .e_Cnd(e_Cnd),
    .e_valE(e_valE),
    .e_valA(e_valA),
    .e_dstE(e_dstE),
    .e_dstM(e_dstM),
    .ZF(ZF),
    .SF(SF),
    .OF(OF)
    );
  memory m(
    .clk(clk),
    .M_stat(M_stat),
    .M_icode(M_icode),
    .M_valE(M_valE),
    .M_valA(M_valA),
    .M_dstE(M_dstE),
    .M_dstM(M_dstM),
    .m_stat(m_stat),
    .m_icode(m_icode),
    .m_valE(m_valE),
    .m_valM(m_valM),
    .m_dstE(m_dstE),
    .\,{\rm m\_dstM}(\,{\rm m\_dstM})
wire W_stall,F_stall, M_bubble, E_bubble, D_bubble, D_stall;
  control control_stage(
    // Inputs
    .D_icode(D_icode),
    .d srcA(d srcA).
    .d_srcB(d_srcB),
    .E_icode(E_icode),
    .E_dstM(E_dstM),
    .e_Cnd(e_Cnd),
    .M_icode(M_icode),//Wire or reg
    .m_stat(m_stat),
.W_stat(W_stat),//Wire or reg
    .W_stall(W_stall),
    .M_bubble(M_bubble),
    .E_bubble(E_bubble),
    .D_bubble(D_bubble),
    .D_stall(D_stall),
    .F_stall(F_stall)
    );
```

Updating the registers at positive edge of clock depending on the value of pipeline control signals of stall and bubble:


```
always @(posedge clk) begin
  if (F_stall == 0) begin
  F_predPC <= f_predPC;
end
end

always @(posedge clk) begin
  if (D_stall == 0) begin
  if (D_bubble == 0) begin
   D_stat <= f_stat;
   D_icode <= f_icode;
   D_ifun <= f_ifun;
   D_rA <= f_rA;
   D_rB <= f_rA;
   D_valC <= f_valC;
   D_valP <= f_valP;
end
else begin
   D_stat <= 1;</pre>
```

```
D_icode <= 1;
      D_ifun <= 0;
      D_rA <= 0;
      D_rB <= 0;
      D_valC <= 0;
      D_valP <= 0;
    end
  end
end
always @(posedge clk) begin
    if (E_bubble == 0) begin
      E_stat <= d_stat;
      E_icode <= d_icode;</pre>
      E_ifun <= d_ifun;</pre>
      E_srcA <= d_srcA;
E_srcB <= d_srcB;
      E_valC <= d_valC;</pre>
      E_valA <= d_valA;
      E_valB <= d_valB;
      E_dstE <= d_dstE;</pre>
      E_dstM <= d_dstM;</pre>
    end
    else begin
      E_stat <= 1;
      E_icode <= 1;
      E_ifun <= 0;
      E_srcA <= 0;
      E_srcB <= 0;
      E valC <= 0:
      E_valA <= 0;
      E_valB <= 0;</pre>
      E_dstE <= 0;
      E_dstM <= 0;
    end
end
always @(posedge clk) begin
    if (M_bubble == 0) begin
      M_stat <= e_stat;
      M_icode <= e_icode;
      M_Cnd <= e_Cnd;
      M_valC <= e_valC;
M_valA <= e_valA;</pre>
      M_dstE <= e_dstE;
      M_dstM <= e_dstM;
      M_valE <= e_valE;
    end
    else begin
      M stat <= 1:
      M_icode <= 1;
      M_Cnd <= 0;
      M_valE <= 0;
      M_valA <= 0;
      M_dstE <= 0;
      M_dstM <= 0;
    end
always @(posedge clk) begin
 status_code = W_stat;
    if (W_stall == 0) begin
        W_stat <= m_stat;
        W_icode <= m_icode;
        W_valE <= m_valE;
        W_valM <= m_valM;
        W_dstE <= m_dstE;
        W_dstM <= m_dstM;
    end
```

## **Fetch Module**

In the fetch stage, the predicted PC from F is sent to the select PC block on the positive edge of the clock, which also has several inputs from the later stages (of an earlier instruction) to correctly calculate the correct PC value for an instruction to be fetched. If the predicted PC value is correct, it is passed to the fetch stage, or it is calculated from these later inputs. The required instruction is fetched and the appropriate values needed by the decode stage are sent to be stored in D.



#### **Instruction Set:**

```
reg [7:0] inst_memo[0:127];
 reg [0:7] temp;
 reg invalid_instr, memory_error, halt;
initial begin
                    halt = 0;
 inst_memo[0] = 8'h10;
inst_memo[1] = 8'h10; //nop
// inst_memo[2] = 8'h10; //halt
 inst_memo[2] = 8'h20; //rrmovq
 inst_memo[3] = 8'h12;
 // inst_memo[4]= 8'h00;
 inst_memo[4] = 8'h30; //irmovq
 inst_memo[5] = 8'hF2;
 inst_memo[6] = 8'h00;
  inst_memo[7] = 8'h00;
 inst_memo[8] = 8'h00;
 inst_memo[9] = 8'h00;
 inst_memo[10] = 8'h00;
 inst_memo[11] = 8'h00;
 inst_memo[12] = 8'h00;
 inst_memo[13] = 8'b00000010;
 // inst_memo[14]=8'h00;
 inst_memo[14] = 8'h40; //rmmovq
 inst_memo[15] = 8'h24;
 {inst_memo[16],inst_memo[17],inst_memo[18],inst_memo[19],inst_memo[20],inst_memo[21],inst_memo[22],inst_memo[23]} = 64'd1;
 // inst_memo[24]=8'h00;
 inst_memo[24] = 8'h40; //rmmovq
 inst_memo[25] = 8'h53;
  \{ \texttt{inst\_memo[26]}, \texttt{inst\_memo[27]}, \texttt{inst\_memo[28]}, \texttt{inst\_memo[39]}, \texttt{inst\_memo[30]}, \texttt{inst\_memo[31]}, \texttt{inst\_memo[32]}, \texttt{inst\_memo[33]} \} = 64'd0; \texttt{inst\_memo[37]}, \texttt{inst\_memo[37]}
  // inst_memo[34] = 8'h00;
 inst_memo[34] = 8'h50; //mrmovq
 inst_memo[35] = 8'h53;
 \{\texttt{inst\_memo[36]}, \texttt{inst\_memo[37]}, \texttt{inst\_memo[38]}, \texttt{inst\_memo[49]}, \texttt{inst\_memo[40]}, \texttt{inst\_memo[41]}, \texttt{inst\_memo[42]}, \texttt{inst\_memo[43]}\} = 64'd0;
  // inst_memo[44]=8'h00;
 inst_memo[44] = 8'h60; //opq
inst_memo[45] = 8'h9A;
                                           // inst_memo[46] = 8'h10; //nop
 // inst_memo[46] = 8'h00; //halt
inst_memo[46] = 8'h73; //jmp
  // \; \{ inst\_memo[47], inst\_memo[48], inst\_memo[49], inst\_memo[50], inst\_memo[51], inst\_memo[52], inst\_memo[53], inst\_memo[54] \} \; = \; 64'd56; inst\_memo[47], inst\_memo[4
 inst_memo[54]=8'd56;
  \\ \{ inst\_memo[47], inst\_memo[48], inst\_memo[49], inst\_memo[50], inst\_memo[51], inst\_memo[52], inst\_memo[53] \} \\ = 56'd0; \\ \{ inst\_memo[47], inst\_memo[48], inst\_memo[49], inst\_memo[50], inst\_memo[51], inst\_memo[52], inst\_memo[53] \} \\ = 66'd0; \\ \{ inst\_memo[47], inst\_memo[48], inst\_memo[49], inst\_memo[50], inst\_memo[51], inst\_memo[52], inst\_memo[53], inst\_memo[53
 inst_memo[55] = 8'h00; //halt
 inst_memo[56] = 8'hA0; // pushq
 inst_memo[57] = 8'h9F;
 inst_memo[58] = 8'hB0; //popq
```

```
inst_memo[69] = 8'h9F;
inst_memo[60] = 8'h80; //call
{inst_memo[61],inst_memo[62],inst_memo[63],inst_memo[64],inst_memo[65],inst_memo[67],inst_memo[68]} = 64'd80;
inst_memo[69] = 8'h60; //opq
inst_memo[70] = 8'h56;

// inst_memo[71] = 8'h00;
inst_memo[71] = 8'h72; //jmp
{inst_memo[72],inst_memo[73],inst_memo[74],inst_memo[75],inst_memo[76],inst_memo[77],inst_memo[78],inst_memo[79]} = 64'd46;
inst_memo[80] = 8'h10;
inst_memo[81] = 8'h63; //opq
inst_memo[82] = 8'h10;
inst_memo[82] = 8'h10;
inst_memo[83] = 8'h10;
inst_me
```

#### Source Code:

```
always @(*) begin
    //memory_error = 0;
    if(f_PC >102)
    begin
    //memory_error = 1;
end
    f_icode = inst_memo[f_PC][7:4];
    f_ifun = inst_memo[f_PC][3:0];
    if(f_icode >= 4'b0000 && f_icode <4'b1100)
       // invalid_instr = 0;
        case (f_icode)
        4'b0000: //halt
        begin
           f_rA = 15;
f_rB = 15;
            halt = 1:
        4'b0001://nop
        begin
            f_rA = 15;
f_rB = 15;
            f_valC = 0;
f_valP = f_PC + 64'd1;
        4'b0011://irmove
        begin
            temp = {inst_memo[f_PC+1]};
             f_rA = temp[0:3];
             f_rB = temp[4:7];
             f_valC = { inst_memo[f_PC+2],
             inst_memo[f_PC+3],inst_memo[f_PC+4],
             \verb"inst_memo[f_PC+5], \verb"inst_memo[f_PC+6]",
             inst_memo[f_PC+7],inst_memo[f_PC+8],
            inst_memo[f_PC+9]
             f_valP = f_PC + 64'd10;
        end
        4'b0101://mrmove
        begin
               temp = {inst_memo[f_PC+1]};
             f_rA = temp[0:3];
             f_rB = temp[4:7];
             f_valC = {inst_memo[f_PC+2],}
             inst_memo[f_PC+3],inst_memo[f_PC+4],
            inst_memo[f_PC+5],inst_memo[f_PC+6],
inst_memo[f_PC+7],inst_memo[f_PC+8],
             inst_memo[f_PC+9]
              f_valP = f_PC + 64'd10;
```

```
4'b0100://rmmove
    begin
         temp = {inst_memo[f_PC+1]};
f_rA = temp[0:3];
         f_rB = temp[4:7];
          f_valC = { inst_memo[f_PC+2],
         \verb"inst_memo[f_PC+3], \verb"inst_memo[f_PC+4]",
         \verb"inst_memo[f_PC+5], \verb"inst_memo[f_PC+6]",
         \verb"inst_memo[f_PC+7]", \verb"inst_memo[f_PC+8]",
         inst\_memo[f\_PC+9]
          f_valP = f_PC + 64'd10;
    4'b0010://cmove
    begin
    temp = {inst_memo[f_PC+1]};
         f_rA = temp[0:3];
         f_rB = temp[4:7];
         f_valC = 0;
          f_valP = f_PC + 64'd2;
    end
     4'b0110://opg
    begin
          temp = {inst_memo[f_PC+1]};
         f_rA = temp[0:3];
f_rB = temp[4:7];
         f_valC = 0;
          f_valP = f_PC + 64'd2;
     4'b1010://push
          temp = {inst_memo[f_PC+1]};
        f_rA = temp[0:3];
f_rB = temp[4:7];
         f_valP = f_PC + 64'd2;
    end 4'b1011://pop
    begin
    temp = {inst_memo[f_PC+1]};
        f_rA = temp[0:3];
f_rB = temp[4:7];
        f_valC = 0;
          f_valP = f_PC + 64'd2;
     4'b0111://jxx
    begin
        f_rA = 15;
         f_rB = 15;
         f_valC = {inst_memo[f_PC+1]}
         \verb"inst_memo[f_PC+2], \verb"inst_memo[f_PC+3]",
        inst_memo[f_PC+4], inst_memo[f_PC+5],
inst_memo[f_PC+6], inst_memo[f_PC+7],
inst_memo[f_PC+8]
          f_{valP} = f_{PC} + 64'd9;
    end
     4'b1000://call
    begin
        f_rA = 15;
         f_rB = 15;
         f_valC = { inst_memo[f_PC+1],
         inst_memo[f_PC+2],inst_memo[f_PC+3],
         \verb"inst_memo[f_PC+4], \verb"inst_memo[f_PC+5]",
        inst_memo[f_PC+6],inst_memo[f_PC+7],
inst_memo[f_PC+8]
        };
          f_valP = f_PC + 64'd9;
    end
     4'b1001://ret
    begin
f_rA = 15;
        f_rB = 15;
f_valC = 0;
        f_valP= f_PC + 64'd1;
    endcase
end
else
```

```
begin
    //invalid_instr = 1;
end
end
```

#### **Predict PC Module**

```
//To predict next PC value
module pred (
   input [3:0] f_icode,
   input [63:0] f_valC,
   input [63:0] f_valP,
   // Outputs
   output reg[63:0] f_predPC
);

always @(*) begin

   if (f_icode == 4'b0111 || f_icode == 4'b1000 ) begin

       f_predPC <= f_valC;
   end
       else begin

       f_predPC <= f_valP;
   end
end

// always @(*) begin
// if
// end
endmodule</pre>
```

## **Instruction Validity and Memory Error**

```
always @(*) begin
   if(f_icode >= 4'b0000 && f_icode <4'b1100)
   begin
        invalid_instr = 0;
   end
   else begin
        invalid_instr = 1;
   end
   memory_error = 0;
   if(f_PC >102)
   begin
        memory_error = 1;
   end
end
```

## **Select Module**

```
module select (
   // Inputs
      input [63:0] F_predPC,
    input [3:0] M_icode,
   input M_Cnd,
input [63:0] M_valA,
input [3:0] W_icode,
    input [63:0] W_valM,
    // Outputs
    output reg[63:0] f_PC
);
 always @(*) begin
         if (M_icode == 4'b0111 && M_Cnd == 0) begin
             f_PC <= M_valA;
         else if (W_icode == 9) begin
         f_PC <= W_valM;
end</pre>
         else begin
            f_PC <= F_predPC;
```


```
end
end
end
endmodule
```

#### **Status Module**

```
module Stat(
    // Inputs
    input invalid_instr,
input memory_error,
input [3:0] f_icode,
    output reg[2:0] f_stat
    always @(*) begin
         if (memory_error == 1) begin
             f_stat <= 3;
         end
         else if (invalid_instr == 1) begin
             f_stat <= 4;
         else if (f_icode == 0) begin
              f_stat <= 2;
         end
         else begin
              f_stat <= 1;
    end
endmodule
```

## **Decode**

In the decode stage, the instruction is decoded and the required information is sent from D to E. This stage is the one where data forwarding is implemented, which often helps with prevention of loss of data. Since Verilog doesn't allow us to pass 2-dimensional arrays through function calls, all registers are sent separately.



## Registers:

```
initial begin
     temp_memo[0] = 64'd12;
                                           //rax
     temp_memo[1] = 64'd10;
                                           //rcx
     temp_memo[2] = 64'd101;
                                           //rdx
     temp_memo[3] = 64'd3;
                                            //rbx
     temp_memo[4] = 64'd254;
                                            //rsp
    temp_memo[5] = 64'd50;
temp_memo[6] = -64'd143;
temp_memo[7] = 64'd10000;
                                            //rbp
                                           //rsi
                                           //rdi
     temp_memo[8] = 64'd990000;
temp_memo[9] = -64'd12345;
                                           //r8
                                           //r9
     temp_memo[10] = 64'd12345;
                                            //r10
    temp_memo[11] = 64'd10112;
temp_memo[12] = 64'd0;
temp_memo[13] = 64'd1567;
temp_memo[14] = 64'd8643;
                                           //r11
                                           //r12
                                           //r13
                                           //r14
     temp_memo[15] = 64'd0;
                                           // random register
      always @(posedge clk) begin
          temp_memo[W_dstM] <= W_valM;</pre>
          temp_memo[W_dstE] <= W_valE;</pre>
          reg_file0 = temp_memo[0];
          reg_file1 = temp_memo[1];
         reg_file2 = temp_memo[2];
reg_file3 = temp_memo[3];
          reg_file4 = temp_memo[4];
         reg_file5 = temp_memo[5];
          reg_file6 = temp_memo[6];
          reg_file7 = temp_memo[7];
          reg_file8 = temp_memo[8];
          reg_file9 = temp_memo[9];
          reg_file10 = temp_memo[10];
reg_file11 = temp_memo[11];
reg_file12 = temp_memo[12];
          reg_file13 = temp_memo[13];
          reg_file14 = temp_memo[14];
     end
```

#### D Block:

```
always @(*) begin

d_stat <= D_stat;
d_icode <= D_icode;
d_ifun <= D_ifun;
d_valc <= D_valc;
end</pre>
```

#### Source Code:

```
always @(*) begin
if (D_icode == 4'd1) begin //cmove
d_srcA <= 15;
  d_srcB <= 15;
  d_dstE <= 15;
  d_dstM <= 15;
    d_valA_temp = temp_memo[d_srcA];
d_valB_temp = temp_memo[d_srcB];
else if (D_icode == 4'd2) begin //cmove
    d_srcA <= D_rA;
  d_srcB <= 15;
   d dstE <= D rB:
   d_dstM <= 15;
    d_valA_temp = temp_memo[d_srcA];
    d_valB_temp = temp_memo[d_srcB];
else if (D_icode == 4'd3) begin //irmove
d_srcA <= 15;
  d_srcB <= 15;</pre>
   d_dstE <= D_rB;
   d_dstM <= 15;
```

```
d_valA_temp = temp_memo[d_srcA];
        d_valB_temp = temp_memo[d_srcB];
        //Nothing
    end
    else if (D_icode == 4'd4) begin //rmmove
      d_srcA <= D_rA;
       d_srcB <= D_rB;</pre>
d_dstE <= 15;
d_dstM <= 15;
       d_valA_temp = temp_memo[d_srcA];
d_valB_temp = temp_memo[d_srcB];
    else if (D_icode == 4'd5) begin //mrmove
       d_srcA <= 15;
      d_srcB <= D_rB;</pre>
      d_dstE <= 15;
      d_dstM <= D_rA;</pre>
        d_valA_temp = temp_memo[d_srcA];
        d_valB_temp = temp_memo[d_srcB];
    else if (D_icode == 4'd6) begin //opeD_rAtion
     d_srcA <= D_rA;</pre>
       d_srcB <= D_rB;</pre>
        d_dstE <= D_rB;
        d_dstM <= 15;
        d_valA_temp = temp_memo[d_srcA];
        d_valB_temp = temp_memo[d_srcB];
    else if (D_icode == 4'd7) begin //jxx
        d srcA <= 15:
        d_srcB <= 15;
        d_dstE <= 15;
        d_dstM <= 15;
        d_valA_temp = temp_memo[d_srcA];
d_valB_temp = temp_memo[d_srcB];
        //Nothing
    end
    else if (D_icode == 4'd8) begin //call Dest
       d_srcA <= 15;
        d_srcB <= 4;
        d_dstE <= 4;
        d_dstM <= 15;
        d_valA_temp = temp_memo[d_srcA];
d_valB_temp = temp_memo[d_srcB];
    else if (D_icode == 4'd9) begin //ret
       d_srcA <= 4;
      d_srcB <= 4;
  d_dstE <= 4;
  d_dstM <= 15;
       d_valA_temp = temp_memo[d_srcA];
        d_valB_temp = temp_memo[d_srcB];
    else if (D_icode == 4'd10) begin //push
       d_srcA <= 4;
      d srcB <= 4:
  d_dstE <= 4;
  d_dstM <= 15;
       d_valA_temp = temp_memo[d_srcA];
        d_valB_temp = temp_memo[d_srcB];
    else if (D_icode == 4'd11) begin //popq D_rA
    d_srcA <= 4;
      d_srcB <= 4;
  d_dstE <= 4;
  d_dstM <= D_rA;</pre>
       d_valA_temp = temp_memo[d_srcA];
        d_valB_temp = temp_memo[d_srcB];
    end
    end
```

#### Sel + Fwd A block


```
// Sel+Fwd A Block
always @(*) begin
   if (D_icode == 4'd7 || D_icode == 4'd8) begin
       d_valA = D_valP;
   else if (d_srcA == e_dstE) begin
       d_valA = e_valE;
   else if (d_srcA == M_dstM) begin
      d_valA = m_valM;
   end
   else if (d_srcA == M_dstE) begin
      d_valA = M_valE;
   else if (d_srcA == W_dstM) begin
      d_valA = W_valM;
   else if (d_srcA == W_dstE) begin
   d_valA = W_valE;
end
   else begin
       d_valA = d_valA_temp;
```

#### **Fwd B Block**

```
// Fwd B Block
    always @(*) begin
        if (d_srcB == e_dstE) begin
           d_valB <= e_valE;</pre>
        end
        else if (d_srcB == M_dstM) begin
            d_valB <= m_valM;</pre>
        else if (d_srcB == M_dstE) begin
            d_valB <= M_valE;</pre>
        else if (d_srcB == W_dstM) begin
            d_valB <= W_valM;</pre>
        else if (d_srcB == W_dstE) begin
           d_valB <= W_valE;</pre>
        else begin
            d_valB <= d_valB_temp;</pre>
        end
    end
endmodule
```

#### **Execute**

executed as required. The appropriate information is sent from E to M. The condition codes are set, which lets us know whether to update them or not and condition is forwarded to M accordingly. The implementation, for the larger part, is very similar to that in SEQ.



## E block (reg)

```
always @(*) begin

e_stat <= E_stat;
e_icode <= E_icode;
e_valA <= E_valA;
e_dstM <= E_dstM;
end</pre>
```

## ALU

```
wire signed [63:0] result;
wire overflow;
reg signed [63:0] inpA;
reg signed [63:0] inpB;
reg[1:0] select;
reg signed [63:0] ans;

alu alu_mod1(
    .control(select),
    .a(inpA),
    .b(inpB),
    .out(result),
    .overflow(overflow)
);
```

#### **Condition Codes**

```
reg cnd1,cnd2,xoro,ando,oro,noto,temp1;
always @(cnd1 or cnd2) begin
    begin
    ando = cnd1 & cnd2;
    oro = cnd1 | cnd2;
    xoro = cnd1 ^ cnd2;
    noto = ~cnd1;
    end
end
```

### **Flags**

```
always @(*)
begin
   ZF = (result == 1'b0); // Output of ALU is zero
   //SF = (result < 1'd0); // Output of the ALU is negative
   if (result[63] == 1'b1) begin
        SF = 1;
   end
   else
   begin
        SF = 0;
   end
   OF = (inpA < 1'b0 == inpB < 1'b0) && (result < 64'b0 != inpA < 1'b0); // signed overflow flag
end</pre>
```

## **Assign ALU values**

```
always @(*) begin
    e_Cnd = 1'b0;
if (E_icode == 4'd2) begin //cmove
            case (E_ifun)
                4'd0://rrmove
                 begin
                e_Cnd = 1'b1;
end
                 4'd1://cmovle
                 begin
                    cnd1 = SF; cnd2= OF;
                    temp1 = xoro;
cnd1 = ZF;
                    cnd1 = noto;
cnd2 = temp1;
                    if(oro)begin
                    e_Cnd = 1'b1;
end
            e_valE= result;
                 end
                 4'd2://cmovl
                 begin
                    cnd1 = SF; cnd2= OF;
                    if(xoro)begin
                    e_Cnd = 1'b1;
             e_valE= result;
                 end
                 4'd3://cmove
                 begin
                   if(ZF)begin
                   e_Cnd = 1'b1;
end
            e_valE= result;
                 end
                 4'd4://cmovne
                 begin
                    cnd1 = ZF;
                    if(ZF)begin
                    e_Cnd = 1'b1;
end
            e_valE= result;
                 4'd5://cmovge
                 begin
                    cnd1= SF;
                    cnd2=0F;
temp1 = xoro;
e_Cnd = temp1;
                    e_Cnd = 1'b1;
                     if(noto)begin
            e_valE= result;
                 end
                 4'd6://cmovg
                 begin
                    cnd1 = SF; cnd2= OF;
                    temp1 = xoro;
                     cnd1 = temp1;
                    e_Cnd = 1'b1;
end
                    if(noto)begin
             e_valE= result;
            end
endcase
            inpA = E_valA;
inpB = 64'd0;
select = 2'd0;
            e_valE= result;
    else if (E_icode == 4'd3) begin //irmove
```


```
inpA = 64'b0;
inpB = E_valC;
   select = 2'd0;
e_valE= result;
end
else if (E_icode == 4'd4) begin //rmmove
   inpA = E_valB;
    inpB = E_valC;
    select = 2'd0;
   e_valE= result;
end
else if (E_icode == 4'd5) begin //mrmove
  inpA = E_valB;
inpB = E_valC;
    select = 2'd0;
    e_valE= result;
end
else if (E_icode == 4'd6) begin //operation
   inpA = E_valA;
       inpB = E_valB;
        case (E_ifun)
          4'd0://addq
            begin
           select = 2'd0;
end
            4'd1://sub
           select = 2'd1;
end
            4'd2://and
            begin
           select = 2'd2;
end
            4'd3:
           begin
              select = 2'd3;
           end
        endcase
        e_valE= result;
end
else if (E_icode == 4'd7) begin //jxx
   case (E_ifun)
        4'd0://jmp
       e_Cnd = 1'b1;
end
        4'd1://jle
        begin
          cnd1 = SF;
           cnd2 = OF;
           temp1 = xoro;
           cnd1 = temp1;
            cnd2 = ZF;
           if(oro)begin
           e_Cnd = 1'b1;
end
            else begin
           e_Cnd = 1'b0;
end
        end
        4'd2://jl
        begin
          cnd1= SF;
           cnd2 =OF:
           if(xoro)
           begin
           e_Cnd = 1'b1;
end
           e_Cnd = 1'b0;
end
            else begin
        end
        4'd3://je
        begin
          if(ZF)
           begin
           e_Cnd = 1'b1;
end
            else begin
               e_Cnd = 1'b0;
            end
        4'd4://jne
        begin
           cnd1 = ZF;
if(noto)begin
```

```
e_Cnd = 1'b1;
                end
               e_Cnd = 1'b0;
end
            4'd5://jge
            begin
               cnd1 = SF;
                cnd2 = OF;
temp1 = xoro;
                cnd1 = temp1;
                if(noto)begin
                e_Cnd = 1'b1;
end
               e_Cnd = 1'b0;
end
                else begin
            end
            4'd6://jg
            begin
               cnd1 = SF;
                cnd2 = OF;
                temp1 = xoro;
                cnd1 = temp1;
                if(noto)begin
                  e_Cnd = 1'b1;
                end
                else begin
               e_Cnd = 1'b0;
end
           end
    endcase
    end
    else if (E_icode == 4'd8) begin //call Dest
        // e_valE= E_valB - 8
inpA = -64'd8;
inpB = E_valB;
            select = 2'b00; // to decrement the stack pointer by 8 on call
            e_valE= result;
    else if (E_icode == 4'd9) begin //ret
        // e_valE= E_valB + 8
            inpA = 64'd8;
            inpB = E_valB;
            select = 2'b00; // to increment the stack pointer by 8 on ret
            e_valE= result;
    else if (E_icode == 4'd10) begin //pushq rA
        // e_valE= E_valB - 8
           inpA = -64'd8;
            inpB = E_valB;
            select = 2'b00; // to decrement the stack pointer by 8 on pushq
            e_valE= result;
    else if (E_icode == 4'd11) begin //popq rA
       // e_valE= E_valB + 8
inpA = 64'd8;
            inpB = E_valB;
            select = 2'b00; // to increment the stack pointer by 8 on popq
            e_valE= result;
end
```

#### **Destination Value**

## **Memory**

The memory stage is where the data is read from or written to the memory. The appropriate information is sent from M to W. The memory is declared separate from the instruction memory and does not see use in the other stages as it is accessed only in this stage. A striking feature of this stage is the large number of signals that are sent to the earlier instructions (for potential data problems of later instructions to take care of) from M, the stage itself and W.



## Initiating the data memory

```
reg [63:0] memory [0:255];
    reg mem_error;
    integer i ;
    initial begin
        for(i=0;i<255;i = i+1 )begin
             memory[i]=0;
        end
end</pre>
```

#### **Error and Status Block**

```
always @(*) begin
    if (m_dstM > 255 ) begin
        mem_error = 1;
    end
    else begin
        mem_error = 0;
    end
end

always @(*) begin

if (mem_error == 1) begin

    m_stat <= 3;
    end
    else begin

    m_stat <= M_stat;
    end
end</pre>
```

#### **Read Block**

```
always@(*)
begin
   //memory[0] = 64'b2;
   if(M_icode == 4'b0101) // mrmovq
begin
        m_valM = memory[M_valE];
end
else if(M_icode == 4'b1001) //ret
```

```
begin
    m_valM = memory[M_valA];
end
else if(M_icode == 4'b1011) //popq
begin
    m_valM = memory[M_valA];
end
end
```


## **Write Block**

```
always@(posedge clk)
begin
    if(M_icode == 4'b0100) // rmmovq
begin
        memory[M_valE] = M_valA;
end
    else if(M_icode == 4'b1000) //call
begin
        memory[M_valE] = M_valA;
end
else if(M_icode == 4'b1010) //pushq
begin
    memory[M_valE] = M_valA;
end
else if(M_icode == 4'b1010) //pushq
begin
    memory[M_valE] = M_valA;
end
end
```

## M block (reg)

```
always @(*) begin
    m_icode <= M_icode;
    m_valE <= M_valE;
    m_dstE <= M_dstE;
    m_dstM <= M_dstM;
end</pre>
```

## Control



There are certain control cases which cannot completely be handled by data forwarding and branch prediction. These cases are listed below: -

- 1. Load/use hazards: For two consecutive instructions where the first reads a value from memory and the second uses that value requires the pipeline to stall for a single cycle.
- 2. Processing ret: While the ret instruction is being run, the pipeline must be stalled until ret reaches write back.
- 3. Mispredicted branches: If a jump that was not supposed to happen occurs, the pipeline must cancel all the instructions that have already entered the pipeline and fetch the instruction just after the jump instruction.
- 4. Exceptions

#### **Predict Hazard**

```
wire Return,pred_miss,haz_L_U;
assign Return = (D_icode == 9 || E_icode == 9 || M_icode == 9) ? 1 : 0;
assign haz_L_U = ((E_icode == 5 || E_icode == 11) && (E_dstM == d_srcA || E_dstM == d_srcB)) ? 1 : 0;
assign pred_miss = (E_icode == 7 && e_Cnd == 0) ? 1 : 0;
```

#### **Generating Stalls and Bubbles**

```
// Assigning F_stall according to the hazards
     always @(*) begin
               \text{if ((Return== 1 \&\& haz_L\_U == 1) || (Return== 1 \&\& pred_miss == 1) || (Return== 1) || (haz_L\_U == 1)) } \\ \text{begin if ((Return== 1) &|| (Return== 1) || (R
                         F_stall <= 1;
                end
                else begin
                         F_stall <= 0;
                end
     end
     // Assigning D_stall according to the hazards
     always @(*) begin
              if ((haz_L_U == 1 && Return== 1) || (haz_L_U == 1)) begin
                         D_stall <= 1;
                end
                else begin
                         D_stall <= 0;
                end
     // Assigning D_bubble according to the hazards
     always @(*) begin
                if (D_stall == 0) begin
                         if ((Return== 1 && pred_miss == 1) || (Return== 1) || (pred_miss == 1)) begin
                                    D bubble <= 1:
                         else begin
                                   D_bubble <= 0;
                         end
                end
                else begin
                         D_bubble <= 0;
                end
     // Assigning E_bubble according to the hazards
     always @(*) begin
              if ((haz_L_U == 1 && Return== 1) || (Return== 1 && pred_miss == 1) || (haz_L_U == 1) || (pred_miss == 1)) begin
                         E_bubble <= 1;
                else begin
                         E_bubble <= 0;
                end
     end
     // Assigning M bubble according to the hazards
     always @(*) begin
                if (m_stat == 2 || m_stat == 3 || m_stat == 4 || W_stat == 2 || W_stat == 3 || W_stat == 4) begin
                         M_bubble <= 1;
                end
                else begin
                         M_bubble <= 0;
                end
     // Assigning W_stall according to the hazards
```


```
always @(*) begin
  if (W_stat == 2 || W_stat == 3 || W_stat == 4) begin
       W_stall <= 1;
  end
  else begin
       W_stall <= 0;
  end
end</pre>
```

# **Testing and Output:**


```
inst_memo[0] = 8'h10;//nop
inst_memo[1] = 8'h10; //nop
```




```
inst_memo[2] = 8'h20; //rrmovq
inst_memo[3] = 8'h12;
```



```
inst_memo[4] = 8'h30; //irmovq
inst_memo[5] = 8'hF2;
inst_memo[6] = 8'h00;
inst_memo[7] = 8'h00;
inst_memo[8] = 8'h00;
inst_memo[9] = 8'h00;
inst_memo[10] = 8'h00;
inst_memo[11] = 8'h00;
inst_memo[12] = 8'h00;
inst_memo[12] = 8'h00;
inst_memo[13] = 8'b000000010;
```



```
inst_memo[14] = 8'h40; //rmmovq
inst_memo[15] = 8'h24;
```



inst\_memo[24] = 8'h40; //rmmovq inst\_memo[25] = 8'h53;

-Signals	-Waves	
Time	1 us	
clk=		
f_icode[3:0] =	4 \\5 \\6 \\7 \\A	
D_icode[3:0] =	4 )5 )6 )7	
E_icode[3:0] =	3 4 5 6	
M_icode[3:0] =	2 3 4 5	
W_icode[3:0]=	1 /2 /3 /4	X


inst\_memo[34] = 8'h50; //mrmovq
inst\_memo[35] = 8'h53;


-Signals	-Wav	es			
Time	;				2 us
clk=					
f_icode[3:0] =	5	6	7	A	В
D_icode[3:0] =	4	5	6	7	A
E_icode[3:0] =	4		5	6	7
M_icode[3:0] =	3	4		5	6
W_icode[3:0]=	2	3	4		5

inst\_memo[44] = 8'h60; //opq
inst\_memo[45] = 8'h9A;


-Signals	-Wav	es			
Time				2 ι	IS
clk=					
f icode[3:0] =	6	7	A	В	8
$D_{icode[3:0]} =$	5	6	7	A	B
E_icode[3:0] =	4	5	6	7	A
M_icode[3:0] =	4		5	6	(7
W icode[3:0]=	3	/4		∖5	6

inst\_memo[46] = 8'h73; //jmp







```
inst_memo[54]=8'd56;
{inst_memo[47],inst_memo[48],inst_memo[50],inst_memo[51],inst_memo[52],inst_memo[53]}=56'd0;
inst_memo[55] = 8'h00; //halt
inst_memo[56] = 8'hA0; // pushq
inst_memo[57] = 8'h9F;
inst_memo[58] = 8'hB0; //popq
inst_memo[59] = 8'h9F;
inst_memo[60] = 8'h80; //call
```




 $\{ \verb|inst_memo[61]|, \verb|inst_memo[62]|, \verb|inst_memo[63]|, \verb|inst_memo[64]|, \verb|inst_memo[65]|, \verb|inst_memo[66]|, \verb|inst_memo[67]|, \verb|inst_memo[68]| = 64 del 000 del 00$ 




```
inst_memo[69] = 8'h60; //opq
inst_memo[70] = 8'h56;
```




After Misprediction:



inst\_memo[71] = 8'h72; //jmp



before Completion of program



# **Challenges Faced:**

- 1. Figuring out where to implement always@(\*) and where to implement always@(posedge clk).
- 2. Differentiating between the various PC signals in the fetch stage proved to be confusing.
- 3. Because the pipelined implementation more than doubles the number of wires, keeping track of all of them in the various modules is difficult.
- 4. Keeping decode and write back in the pipelined implementation in separate files for clarity's sake proved to be difficult.
- 5. Figuring out the control logic and implementing it correctly was also rather challenging especially in case of the pipelined processor

# **Acknowledgement**

Working on this project has been a great learning experience. Over the last

few weeks, we developed a deeper understanding of processor architecture design, instruction set architecture, memory and many of the other concepts required for this project.

I would like to thank Prof. Deepak Gangadharan and the TAs for guiding us throughout the duration of this project.