This paper proposes the design for the fastest CLA. It mentions about all the blocks and topology used in the design Introduction The Carry Look-Ahead Adder (CLA) is a digital circuit that is used to add two binary numbers. It is Carry Look-Ahead Adder Design CLA design consists of three blocks: the Propagate & Generate block, Carry Loo

where G_i is the Generate signal, P_i is the Propagate signal, C_i is the Carry signal, A_i is the i^{th} bit of the first number, Here, we are focusing on the 4-bit CLA design. Therefore, using recursive approach for carry in above equations, w

$$\begin{split} C_1 &= G_1 + P_1 \cdot C_0 \\ &= G_1 + P_1 \cdot (G_0 + P_0 \cdot C_{in}) \\ &= G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_{in} \\ C_2 &= G_2 + P_2 \cdot C_1 \\ &= G_2 + P_2 \cdot (G_1 + P_1 \cdot (G_0 + P_0 \cdot C_{in})) \\ &= G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_{in} \\ C_3 &= G_3 + P_3 \cdot C_2 \\ &= G_3 + P_3 \cdot (G_2 + P_2 \cdot (G_1 + P_1 \cdot (G_0 + P_0 \cdot 0))) \end{split}$$

 $C_3 = G_3 + P_3 \cdot C_2$ $= G_3 + P_3 \cdot (G_2 + P_2 \cdot (G_1 + P_1 \cdot (G_0 + P_0 \cdot 0)))$ $= G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 \text{ where } C_i, G_i, \text{ and } P_i \text{ are the Carry, Generate, and Propagate signals for Improving the Basic CLA Design The above basic CLA design can be improved extensively by making the following the GR materized of YOR gate for Propagate block XOR gate can be replaced by OR gate which can be further than the state of the control of the$

To demonstrate that both XOR and OR gates give the same results for the Propagate block, we can see in the following

In case of carry generation, when both inputs are High (1), that is both $A_i = 1$ and $B_i = 1$: $G_i = A_i \cdot B_i = 1 \cdot 1 = 1$ $C_i = G_i + P_i \cdot C_{i-1}$ = 1 + $P_i \cdot C_{i-1}$

 $=1(regardless of P_i and C_{i-1})$ Therefore, when both inputs are 1, the carry signal is always generated $(C_i = 1)$ regardless As shown above, for the purpose of carry propagation in the CLA design, the OR gate can be used in place of XOR to

Modification of the equations for the Carry signals to reduce the number of gates

The equations for the Carry signals for basic ČLA use AND and OR gates which inherently includes two extra trans-

Here, we can convert AND gate between P_0 , C_0 to NOR gate as shown below:

Further, we can convert OR gate to NAND gate as shown below:

Similarly, for the other carry signals, the modified equations can be written as follows: $C_1 = G'_0 \left(P'_0 + \overline{C_0} \right)$

$$\begin{split} C_{2} &= \overline{G_{1}'\left(P_{1}' + G_{0}'\right)} + \left(\overline{P_{1}' + P_{0}'}\right) C_{0} \\ C_{3} &= \overline{G_{2}'\left(P_{2}' + G_{1}'\right)} + \left(\overline{P_{2}' + P_{1}'}\right) \overline{G_{0}'\left(P_{0}' + \overline{C_{0}}\right)} \\ G_{out}' &= \overline{G_{3}'\left(P_{3}' + G_{2}'\right) + \left(\overline{P_{3}' + P_{2}'}\right) \overline{G_{1}'\left(P_{1}' + G_{0}'\right)}} \\ P_{out}' &= \overline{\left(\overline{P_{3}' + P_{2}'}\right) \overline{\left(P_{1}' + P_{0}'\right)}} \end{split}$$

 $C_4 = \overline{G'_{out}(P'_{out} + \overline{C_0})}$ where G'_i and P'_i are the modified Generate and Propagate signals for the i^{th} bit, respectively. Topology and Sizing of Each Block Based on the equations and logic functions derived above, the topology of the 4 [H] [width=1] Circuit $_Diagram.png4-bitCarryLook-AheadAdderDesign$ Propagate & Generate Block This block includes three gates for each carry bit: One NOR gate for the Propagate s

[H] [width=0.5]propgencir.png Propagate & Generate Block

According to the method of logical effort, the size of these gates is larger i.e. just double the proceedings gates of Gate Width (W_W/W_D) (um)Length (um)Number of Gate Width (W_W/W_D)

	Gate width	(VV_N/VV_P)	(μm) Length (μm) Numbe	r or
[H] Sizing of Gates in Propagate & Generate Block	NOR	3.6 / 7.2	0.18	4
	NAND	3.6 / 3.6	0.18	4
	XOR (0.36 / 0.72	0.18	4

Carry Look Ahead Block This block again further divided into two more subblocks namely intermediate block and [H] [width=0.9]clacir.png Carry Look Ahead Block for Single Carry Bit

The sizing of gates in the intermediate and AndOr block is done as per the method of logical effort. As a result, also the width (W., W.) (um) Length (um)

	Block	Gate	Width (W_N/W_P)	(μm) Length (μm)
[H] Sizing of Gates in Intermediate and AndOr Blocks		NOR	0.9 / 1.8	0.18
	Intermediate	eNAND	1.8 / 1.8	0.18
		OR	0.9 / 1.8	0.18
	AndOr	AND	1.8 / 1.8	0.18
		OR	0.9 / 1.8	0.18
	Inverter	-	0.9 / 1.8	0.18

Sum Block This block includes single XOR gate for the Sum signal which is implemented using Pass Transistor Log

[H] [width=0.2]sumcir png Sum Block