

# EE 224 - Digital Systems

## Course Project

### Design a Simple i281 Processor (Toy-CPU)


## Problem Statement

### Objective

Design and implement a simplified CPU capable of executing a **bubble sort** algorithm. Your processor should be able to read an unsorted array from memory, sort it, and write the sorted result back to memory. ( 3 students per team)

## CPU Specifications

### 1. Architecture Overview



i281 CPU

## 2. Opcodes

# The i281 Assembly Instructions

NOOP	NO OPERATION
INPUTC	INPUT into Code memory
INPUTCF	INPUT into Code memory with offset
INPUTD	INPUT into Data memory
INPUTDF	INPUT into Data memory with offset
MOVE	MOVE the contents of one register into another
LOADI	LOAD Immediate value
LOADP	LOAD Pointer address
ADD	ADD two registers
ADDI	ADD an Immediate value to a register
SUB	SUBtract two registers
SUBI	SUBtract an Immediate value from a register
LOAD	LOAD from a data memory address into a register
LOADF	LOAD with an offset specified by another register
STORE	STORE a register into a data memory address
STOREF	STORE with an offset specified by another register
SHIFTL	SHIFT Left all bits in a register
SHIFTR	SHIFT Right all bits in a register
CMP	COMPARE the values in two registers
JUMP	JUMP unconditionally to a specified address
BRE	BRANCH if Equal
BRZ	BRANCH if Zero
BRNE	BRANCH if Not Equal
BRNZ	BRANCH if Not Zero
BRG	BRANCH if Greater
BRGE	BRANCH if Greater than or Equal

# The OPCODEs

NOOP	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td><td>d</td></tr></table>	0	0	0	0	d	d	d	d	d	d	d	d	d	d	d	d
0	0	0	0	d	d	d	d	d	d	d	d	d	d	d	d		
INPUTC	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>d</td><td>d</td><td>0</td><td>0</td><td>C</td><td>A</td><td>D</td><td>D</td><td>R</td><td>E</td><td>S</td><td>S</td></tr></table>	0	0	0	1	d	d	0	0	C	A	D	D	R	E	S	S
0	0	0	1	d	d	0	0	C	A	D	D	R	E	S	S		
INPUTCF	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>R</td><td>X</td><td>0</td><td>1</td><td>C</td><td>A</td><td>D</td><td>D</td><td>R</td><td>E</td><td>S</td><td>S</td></tr></table>	0	0	0	1	R	X	0	1	C	A	D	D	R	E	S	S
0	0	0	1	R	X	0	1	C	A	D	D	R	E	S	S		
INPUTD	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>d</td><td>d</td><td>1</td><td>0</td><td>D</td><td>A</td><td>D</td><td>D</td><td>R</td><td>E</td><td>S</td><td>S</td></tr></table>	0	0	0	1	d	d	1	0	D	A	D	D	R	E	S	S
0	0	0	1	d	d	1	0	D	A	D	D	R	E	S	S		
INPUTDF	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>R</td><td>X</td><td>1</td><td>1</td><td>D</td><td>A</td><td>D</td><td>D</td><td>R</td><td>E</td><td>S</td><td>S</td></tr></table>	0	0	0	1	R	X	1	1	D	A	D	D	R	E	S	S
0	0	0	1	R	X	1	1	D	A	D	D	R	E	S	S		
MOVE	<table border="1"><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>R</td><td>X</td><td>R</td><td>Y</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	1	0	R	X	R	Y	0	0	0	0	0	0	0	0
0	0	1	0	R	X	R	Y	0	0	0	0	0	0	0	0		
LOADI/LOADP	<table border="1"><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>R</td><td>X</td><td>d</td><td>d</td><td>I</td><td>M</td><td>M</td><td>E</td><td>D</td><td>V</td><td>A</td><td>L</td></tr></table>	0	0	1	1	R	X	d	d	I	M	M	E	D	V	A	L
0	0	1	1	R	X	d	d	I	M	M	E	D	V	A	L		

*Note: d represents "don't care" bits*

### 3. Instruction decode logic

18 control lines

23 one-hot encoded OPCODEs

	c <sub>1</sub>	c <sub>2</sub>	c <sub>3</sub>	c <sub>4</sub>	c <sub>5</sub>	c <sub>6</sub>	c <sub>7</sub>	c <sub>8</sub>	c <sub>9</sub>	c <sub>10</sub>	c <sub>11</sub>	c <sub>12</sub>	c <sub>13</sub>	c <sub>14</sub>	c <sub>15</sub>	c <sub>16</sub>	c <sub>17</sub>	c <sub>18</sub>
NOOP			1															
INPUTC	1		1															
INPUTCF	1		1	X1	X0													
INPUTD	1																	
INPUTDF	1	X1	X0															
MOVE	1	Y1	Y0					X1	X0	1	1	1						
LOADI/LOADP	1							X1	X0	1								
ADD	1	X1	X0	Y1	Y0	X1	X0	1		1			1					
ADDI	1	X1	X0					X1	X0	1	1	1						
SUB	1	X1	X0	Y1	Y0	X1	X0	1		1	1	1						
SUBI	1	X1	X0					X1	X0	1	1	1						
LOAD	1							X1	X0	1					1			
LOADF	1	Y1	Y0					X1	X0	1	1	1						1
STORE	1			X1	X0										1			1
STOREF	1	Y1	Y0	X1	X0					1	1							1
SHIFTL	1	X1	X0					X1	X0	1						1		
SHIFTR	1	X1	X0					X1	X0	1					1	1		
CMP	1	X1	X0	Y1	Y0								1	1	1			
JUMP	1	1																
BRE/BRZ	B1	1																
BRNE/BRNZ	B2	1																
BRG	B3	1																
BRGE	B4	1																

## Submission Guidelines

1. Submit all design files (Verilog or VHDL) in a single compressed zip folder.
2. Include a REPORT with:
  - o Team member names
  - o File structure description
  - o Simulation waveforms showing register file contents and data memory contents, and flags for necessary iterations.

## Resources and References

- Refer to the provided lecture slides on CPU architecture and assembly language
- Study the i281 CPU architecture as a reference design
- Review the ALU and Program Counter implementation details
- Consult the instruction encoding tables in the course materials