

VARNAJA UTHAYARAJ

 VeeQubit |  Varnaja Uthayaraj |
 vee.cyber369@gmail.com |  +94 743353340

SUMMARY

I am a dedicated and motivated Computer Engineering undergraduate currently pursuing my BSc Eng degree at the University of Jaffna. I possess a strong academic foundation in computer engineering fundamentals, with particular interests in networking, cybersecurity, embedded systems, and IoT. Through structured coursework and hands-on laboratory projects, I have developed analytical thinking, technical problem-solving skills, and practical engineering experience. I am eager to further enhance my expertise, apply my knowledge in practical settings, and contribute effectively to collaborative engineering and technology-driven environments.

EDUCATION

2023 - present	BSc Eng at University of Jaffna	(GPA: 3.0/4.0)
2018 - 2022	A/L s at V/Rambaikulam M.V	(A2B)
2017	O/L s at V/Vavuniya M.M.V	(5A2BC)

EXPERIENCE

IEEE ComSoc Vice Media and Content Coordinator	Oct 2025 - present
---	--------------------

Supporting the management of digital media content for the IEEE Communications Society student chapter. Assisting in creating and coordinating content for technical events and activities, helping to improve communication and student engagement.

PROJECTS

Lab Rescheduling Management System	Individual Project
---	------------------------------------

Developed a Web based Lab Rescheduling Management System using PHP, MySQL, HTML, and JavaScript, featuring role-based workflows, medical approval handling, attendance tracking, and robust CRUD operations. Designed intuitive interfaces and a normalized database to streamline lab rescheduling and improve operational efficiency.

Key tag detector	Team Project
-------------------------	------------------------------

Developed a Key Tag Detector circuit using 555 Timer ICs that produces a tone upon detecting two consecutive hand claps within three seconds. Designed, simulated, and tested the circuit on a breadboard, followed by PCB fabrication, demonstrating practical skills in electronic circuit design and signal detection.

Multi-Branch Network Infrastructure Simulation	Individual Project
---	------------------------------------

Designed and simulated a scalable network infrastructure for a multi-branch faculty environment using Cisco Packet Tracer. Implemented subnetting, VLAN planning, and inter-VLAN routing to ensure logical separation and secure communication between staff, students, printers, and CCTV systems. Verified connectivity and functionality through ping and traceroute tests, and validated network scalability for future growth. Prepared comprehensive documentation including subnet tables, topology diagrams, configuration scripts, and simulation results.

LANGUAGES

English	Professional
Tamil	Native
Sinhala	Elementary
French	Elementary

SKILLS

Programming	C++,C,Java,JavaScript,Python,Matlab,assembly language
Networking	Wireshark,Cisco Packet Tracer
Version Control	Git,Github
PMtool	Jira
Electrical Engineering	Circuit Design and Analysis, Signal Processing, Telecommunication Systems
Soft Skills	Team Collaboration, Problem-Solving