

Electrical- and Information Engineering-
Information Engineering

Project

Implementation of a Guitar Effects Pedal on a Mikrocontroller Basis

Author: Markus Velm
Semester: Two
Professor: Prof. Dr. Manfred Litzenburger

List of Abbreviations

ADC	Analog-Digital-Converter
CLI	Command Line Interface
CPU	Central Processing Unit
DMA	Direct Memory Access
DSP	Digital Signal Processing
FIR	Finite Impulse Response
IC	Integrated Circuit
IIR	Infinte Impulse Response
I²S	Inter-Integrated Sound
MSB	Most Significant Bit
RAM	Random Access Memory
SPI	Serial Peripheral Interface

Contents

1	Introduction	1
2	Goal	1
3	Basics	1
3.1	Digital Signal Processing	1
3.1.1	Sampling and quantization	1
3.1.2	Digital Filters	1
3.2	Audio-Interfaces	3
3.2.1	Inter-Integrated Sound	3
4	Requirements and concept	4
4.1	Challenges and requirements in Audio Signal Processing	4
4.1.1	Latency	4
4.1.2	Packet losses and cracking noise	5
4.2	Concept	5
4.2.1	Signalflow	6
4.2.2	Double Buffering and DMA	6
5	Implementation	6
5.1	Introduction of the systems used	6
	Bibliography	7
	List of Figures	8
	List of Tables	9

1 Introduction

Guitar pedals are widely used. Classic ones are analog but there is an increasing number of digital effects due to processing power of PCs or mikrocontrollers. Both concepts have reasonable advantages. For the analog concept the unbeatable advantage is that there is minimal latency. The response of an analog system is the fastest you can get. The downside of analog processing is the lack of flexibility.

This project is about an implementation of a guitar effect on a mikrocontroller based platform. The effect which should be realized is variable bandpass-filter. Due to its acoustic characteristics it is also called »Wah-Wah«-effect. Guitar legends such as Jimi Hendrix, especially on the song Voodoo Child (Slight Return), and also Eric Clapton used this effect, often in combination with a heavy distortion, also called *Fuzz* [1] [2].

2 Goal

3 Basics

3.1 Digital Signal Processing

3.1.1 Sampling and quantization

If data from the real world should be processed in a digital system, it has to be sampled. This process has significant effects on the original signal, so they have to be considered if Digital Signal Processing (DSP) is taken seriously.

3.1.2 Digital Filters

3.1.2.1 Finite Impulse Response Filter

Digital Filters are a huge field of digital signal processing. The most common filters are Finite Impulse Response (FIR)-filters. The basic structure is a weighted shift register without feedback. The missing feedback is what makes the FIR-filter stable per construction.

In Figure 3.1 the structure of a FIR-filter is shown.

It can be seen that there are multiple components in this filter. The first component is the delay block, which is described as z^{-1} . This block is responsible for adding a delay of one clock cycle to the input data. Secondly, there are multiplication blocks, noted as b_M . These blocks weight the input data and give the result to an




Figure 3.1: Basic structure of a M order FIR-filter in the first canonical form [3]

adder, which adds $M + 1$ weighted and delayed signal samples. This sum is the output of an FIR-filter.

The input signal is x , whereas the output is y . The order of this Filter is M which means the amount of filter taps or delay blocks.

A special case of the FIR-filter is the *Moving Average Filter*, at which all coefficients are $\frac{1}{M+1}$.

The whole system can be described with the difference equation in the time-domain (Equation 3.1)

$$y[n] = b_0 \cdot x[n] + b_1 \cdot x[n-1] + \dots + b_M \cdot x[n-M] \quad (3.1)$$

,

or with the transfer function in the z-domain (Equation 3.2)

$$H(z) = b_0 + b_1 \cdot z^{-1} + \dots + b_M \cdot z^{-M} \quad (3.2)$$

.

The output can be calculated with the convolution (noted as $*$) of the impulse response $h[n]$, which is simply the union of the filter coefficients, and the input signal $x[n]$ (Equation 3.3).

$$y[n] = x[n] * h[n] \quad (3.3)$$

Another way to describe the filtering result is in the frequency domain. If the frequency of the input is given with $X(z)$ and the frequency response of the filter is $H(z)$ than the output is $Y(z)$, which can be calculated like shown in Equation 3.4.

$$Y(z) = X(z) \cdot H(z) \quad (3.4)$$

The stability of the FIR-filter is characteristic, this can be seen in the pole-zero plane. All poles are in the middle of the unit circle, which is necessary for the stability of a system.

If the value of the z -plane is evaluated on the unit circle the result is the frequency response of the filter (Figure 3.2).




Figure 3.2: z -plane plot (left) and frequency response (right) of a FIR-filter

3.1.2.2 Infinite Impulse Response Filter

Another filter type is the Infinite Impulse Response (IIR) filter. The structure is fully recursive as it is shown in Figure 3.3.




Figure 3.3: Basic structure of a M order IIR-filter in the first canonical form [3]

3.1.2.3 Filter Design

3.2 Audio-Interfaces

3.2.1 Inter-Integrated Sound

The Inter-Integrated Sound (I²S) protocol was developed by *Philips* to share audio between Integrated Circuits (ICs). A similarity to the Serial Peripheral Interface (SPI) protocol can be recognized.

There are three signal lines:

- SCK: Clock signal

- SD: Data signal
- WS: Word select, for distinction between left and right channel

So the data is transmitted over the same signal line by time division multiplexing. To illustrate the timing of the protocol the corresponding diagrams are shown in Figure 3.4 [4].




Figure 3.4: Timing diagram of the I²S protocol [4]

The word length can vary between transmitter and receiver. That is why the Most Significant Bit (MSB) is sent first in the standard configuration. Additionally the participants do not need to know the word length of the counterpart [4].

The wiring of this serial bus is possible in three basic configurations (shown in Figure 3.5). Thereby the master is always responsible for the SCK and the WS line.




Figure 3.5: The three basic configurations of the I²S protocol [4]

4 Requirements and concept

4.1 Challenges and requirements in Audio Signal Processing

4.1.1 Latency

As we have to sample a block of data in the digital domain, there is a latency between the input and output depending on some parameters. Firstly the buffer

size has a large impact on the latency. The greater the buffer the greater the latency. It is application depending what latency is acceptable, this is why that parameter limits the system and should be evaluated carefully.

Secondly other components, which are application depending, adds latency to the whole signal path. For example filtering or other modifications take some time to be computed. Also the signal has to be converted from analog to digital and transmitted over an interface. All these components latencies add up to an overall system latency.

In this application, where a guitar signal is processed, the overall latency of the system should be less than 5 ms [5].

4.1.2 Packet losses and cracking noise

In some audio applications cracking noise can occur. This is due to some impulses on the audio signal. This can be caused by an error of the input sample, for example particles on a vinyl record, or by slow implementations of DSP-algorithms.

If the processing of the input data takes longer than the actual transfer, packets of audio data will then be dropped. An impulse or step on the output data will be seen, this can be heard as a cracking noise [6].

4.2 Concept

The basic concept is shown in Figure 4.1.




Figure 4.1: Basic concept

It is to be seen, that the input data is coming from the Line In, is sampled by a codec and transmitted over I²S to the microcontroller. There the data will be processed and the output will be transmitted again over I²S to a codec. The output of the codec is again a 3,5 mm Line Jack.

Additionally a potentiometer is connected to set the midfrequency of the filter.

There is also a serial connection to a PC where a Command Line Interface (CLI) should be available to configure different parameters.

4.2.1 Signalflow

The basic idea is to filter the input signal with a bandpass filter. The mid frequency should be derived from a potentiometer which is simply connected to an Analog-Digital-Converter (ADC) inside the microcontroller. It has to be evaluated how exactly the filter is adjusted. The first attempt will be a lookup-table and everytime the position of the potentiometer changes, the corresponding filter coefficients will be loaded.

4.2.2 Double Buffering and DMA

To solve the problem with packet losses it is recommended to use the double buffering method. It is basically a buffer which is cut in half. If the first half is filled with data then this half will be processed while the other half is filled with the second half of the input data. Is the second half filled then this half will be processed and so on.

The advantage is that it is not necessary to wait for the whole input data block to process. This will reduce the time between processing and sampling data [7].

An useful peripheral in the microcontroller is the Direct Memory Access (DMA). This peripheral allows a direct transfer of input data from the peripheral register (e.g. ADC-peripheral) to the Random Access Memory (RAM) without the need of the Central Processing Unit (CPU). This saves computing time, because the CPU can process the data simultaneously to the transfer done by the DMA.

The whole procedure is shown in Figure 4.2.




Figure 4.2: Double buffering concept [7]

5 Implementation

5.1 Introduction of the systems used

Bibliography

- [1] D. J. Dailey, *Electronics for Guitarists*, 3rd ed. Springer, 2022.
- [2] “Wah-wah.” (), [Online]. Available: <https://de.wikipedia.org/wiki/Wah-Wah> (visited on 07/23/2023).
- [3] M. Meyer, *Signalverarbeitung*, Analoge und digitale Signale, Systeme und Filter. Springer Vieweg, 2017.
- [4] *Um11732*, I²S bus specification, Rev. 3, XNP Semiconductors, 2022. [Online]. Available: <https://www.nxp.com/docs/en/user-manual/UM11732.pdf> (visited on 07/23/2023).
- [5] P. Beckmann. “Real-time embedded audio signal processing.” (2008), [Online]. Available: https://dspconcepts.com/sites/default/files/2008-10-05_real-time_embedded_audio_signal_processing.pdf (visited on 07/23/2023).
- [6] D. Stotz, *Computergestützte Audio- und Videotechnik*, Multimediatechnik in der Anwendung, 3rd ed. Springer Vieweg, 2018.
- [7] D. Katz, R. Gentile, and T. Lukasiak. “Fundamentals of embedded audio, part 3.” (2007), [Online]. Available: <https://www.eetimes.com/fundamentals-of-embedded-audio-part-3/> (visited on 07/23/2023).

List of Figures

3.1	Basic structure of a M order FIR-filter in the first canonical form [3]	2
3.2	z-plane plot (left) and frequency response (right) of a FIR-filter . .	3
3.3	Basic structure of a M order IIR-filter in the first canonical form [3]	3
3.4	Timing diagram of the I ² S protocol [4]	4
3.5	The three basic configurations of the I ² S protocol [4]	4
4.1	Basic concept	5
4.2	Double buffering concept [7]	6

List of Tables