# ALARM CLOCK PROJECT

Write RTL and verify components, integrate and test the Alarm Clock specified.

## RTL-aclk\_controller

```
module aclk controller(input clk, reset, one second, alarm button, time button,
               input [3:0]key,
               output
load new c,show new time,show a,load new a,shift,reset count);
    parameter SHOW TIME=3'd0,
          KEY STORED=3'd1,
          KEY WAITED=3'd2,
          KEY ENTRY=3'd3,
          SET ALARM TIME=3'd4,
          SET CURRENT TIME=3'd5,
          SHOW ALARM=3'd6;
reg [2:0]pstate,next state;
reg [3:0]count1,count2;
reg timeout;
//reg load new c reg, show new time reg, show a reg, load new a reg, shift reg;
assign load new c = (pstate==SET CURRENT TIME)?1:0;
assign load new a = (pstate== SET ALARM TIME)?1:0;
assign show new time= (pstate==KEY STORED || pstate==KEY WAITED ||
pstate==KEY ENTRY || pstate==SET ALARM TIME || pstate==SET CURRENT TIME
)?1:0;
assign show a=(pstate==SHOW ALARM)?1:0;
assign reset count=0;
assign shift= (pstate==KEY STORED)?1:0;
//SEQUENTIAL
always @(posedge clk or posedge reset)
    begin
    if (reset==1)
        {pstate,next state}=0;
    else
        pstate<=next state;</pre>
    end
```

```
//10 Second TIMER
always @ (posedge one second or posedge reset)
    begin
        if(reset==1)
            count1=0;
        else if(pstate!=KEY WAITED)
            count1=0;
        else if(count1==9)
            count1=0;
        else
            count1=count1+1;
    end
always @ (posedge one second or posedge reset)
    begin
        if(reset==1)
            count2=0;
        else if(pstate!=KEY ENTRY)
            count2=0;
        else if(count2==9)
            count2=0;
        else
            count2=count2+1;
    end
assign timeout = (count1==9 || count2==9)?0:1;
//NEXT STATE LOGIC
always @(pstate, one second, alarm button, time button, key, timeout)
   begin
    case (pstate)
    SHOW TIME:
        if (key!=10)
            next state=KEY STORED;
        else if(alarm button==1)
            next state=SHOW ALARM;
        else
            next state=SHOW TIME;
    KEY STORED:
        if(key!=10)
            next state=KEY WAITED;
```

```
else
        next state=SHOW TIME;
KEY WAITED:
    if (key==10)
       next state=KEY ENTRY;
    else if(timeout==0)
       next state=SHOW TIME;
    else
        next_state=KEY_WAITED;
KEY ENTRY:
    if (key!=10)
        next state=KEY STORED;
    else if(alarm button==1)
        next state=SET ALARM TIME;
    else if(time button==1)
        next state=SET CURRENT TIME;
    else if(timeout==0)
        next state=SHOW TIME;
    else
       next state=KEY ENTRY;
SET ALARM TIME:
    next state=SHOW TIME;
SET CURRENT TIME:
    next state=SHOW TIME;
SHOW ALARM:
    if(alarm button==1)
       next state=SHOW ALARM;
        next state=SHOW TIME;
endcase
end
```

## TB-aclk\_controller

```
module tb_aclk_controller();

reg clk,reset,one_second,alarm_button,time_button;
reg [3:0]key;
wire load new c,show new time,show a,load new a,shift,reset count;
```

```
wire [3:0] key buffer ls min,
              key buffer ms min,
              key_buffer_ls_hr,
              key buffer ms hr;
aclk controller
DUT(.clk(clk),.reset(reset),.one second(one second),.alarm button(alarm butto
n),.time button(time button),
.reset_count(reset_count),.key(key),.load_new_c(load_new_c),.show_new_time(sh
ow new time),.show a(show a),
            .load new a(load new a),.shift(shift) );
keyreg DUT2(
            .reset (reset),
                .clock(clk),
                .shift(shift),
                .key(key),
        .key buffer ls min(key buffer ls min),
            .key buffer ms min(key buffer ms min),
                 .key buffer ls hr (key buffer ls hr),
                .key buffer ms hr (key buffer ms hr)
        );
initial
clk=0;
always #5 clk=~clk;
initial
one second=0;
always #20 one second=~one second;
task initialize;
   begin
    {one second,alarm button,time button}=0;
    kev=10;
    end
endtask
initial
   begin
        @(negedge clk);
        initialize;
        @(negedge clk);
        reset=1;
        @(negedge clk);
        reset=0;
//FIRST
```

```
@(negedge clk);
     key=1; //PRESS
      //KEY STORED
      @(negedge clk);
      ///KEY WAITED
      #480 //CHECKING KEY WAITEED TIMEOUT
      @(negedge clk);
      reset=1;
     @(negedge clk);
     reset=0;
/*----*/
//FIRST
     @(negedge clk);
     key=1; //PRESS
      //KEY STORED
      @(negedge clk);
      ///KEY WAITED
     //KEY ENTRY
      #480 //CHECKING KEY ENTRY TIMEOUT
      @(negedge clk);
      reset=1;
     @(negedge clk);
     reset=0;
/*-----*/
//FIRST
     @(negedge clk);
     key=1; //PRESS
      //KEY STORED
     @(negedge clk);
      ///KEY WAITED
     @(negedge clk);
key=10;  //RELEASE
      //KEY ENTRY
      @(negedge clk);
      key=7;
```

```
//KEY STORED
        @(negedge clk);
        @(negedge clk);
        key=10;
                        //RELEASE
//SECOND
        @(negedge clk);
       key=3; //PRESS
        //KEY STORED
        @(negedge clk);
        ///KEY WAITED
        @(negedge clk);
        key=10; //RELEASE
        //KEY ENTRY
        @(negedge clk);
        key=2;
        //KEYSTORED
        @(negedge clk);
        @(negedge clk);
                       //FINAL RELEASE
        key=10;
        #50;
        @(negedge clk);
        time button=1;
        @(negedge clk);
        time_button=0;
        @(negedge clk);
        reset=1;
        @(negedge clk);
        reset=0;
        #100;
```

end

endmodule

#### RTL-LCD DRIVER

```
module lcd driver (alarm time,
                   current time,
                   show alarm,
                   show new time,
                   key, display time,
                   sound alarm);
//Define input and output ports direction
input [3:0] key;
input [3:0]alarm time;
input [3:0]current time;
input show alarm;
input show new time;
output reg [7:0]display time;
output reg sound alarm;
//Define the internal signals
reg [3:0]display value ;
//Define the Parameter constants to represent LCD numbers
parameter ZERO = 8'h30;
parameter ONE = 8'h31;
parameter TWO = 8'h32;
parameter THREE = 8'h33;
parameter FOUR = 8'h34;
parameter FIVE = 8'h35;
parameter SIX = 8'h36;
parameter SEVEN = 8'h37;
parameter EIGHT = 8'h38;
parameter NINE = 8'h39;
parameter ERROR = 8'h3A;
 assign sound alarm=(alarm time==current time)?1:0;
always @ (alarm time or current time or show alarm or show new time or key)
    //Displays the key time, alarm time or current time as per the control
signals
    if(show alarm==1 && show new time==0)
        display value=alarm time;
    else if(show alarm==0 && show new time==1)
        display value=key;
    else if(show alarm==0 && show new time==0)
        display value=current time;
    else
```

```
display value=current time;
```

```
end
//Decoder logic
always @ (display value)
 begin
    // For number stored in display value register, load display time
register with LCD equivalent
    case (display value)
    0: display time=ZERO;
    1: display time=ONE;
    2: display time=TWO;
    3: display_time=THREE;
    4: display time=FOUR;
    5: display time=FIVE;
    6: display time=SIX;
    7: display time=SEVEN;
    8: display time=EIGHT;
    9: display time=NINE;
       default : display time = ERROR;
    endcase
   end
```

#### TB-LCD DRIVER

```
module lcd driver tb();
reg [3:0] key;
reg [3:0]alarm time;
reg [3:0]current_time;
reg show alarm;
reg show_new_time;
wire [7:0]display time;
wire sound alarm;
    lcd driver DUT(
           .alarm time (alarm time),
                    .current time (current time),
                    .show alarm(show alarm),
                    .show new time (show new time),
                    .key(key),
           .display_time(display_time),
                    .sound_alarm(sound_alarm) );
```

#### **RTL - LCD DRIVER 4LCDS**

```
module lcd driver 4 ( alarm time ms hr,
                      alarm time 1s hr,
                      alarm time ms min,
                      alarm time ls min,
                      current time ms hr,
                      current time ls hr,
                      current time ms min,
                      current time 1s min,
                      key_ms_hr,
                      key ls hr,
                      key ms min,
                      key ls min,
                      show a,
                      show current time,
                      display ms hr,
                      display_ls_hr,
                      display_ms_min,
                      display ls min,
                      sound a);
// Define input and output port directions
input [3:0] alarm time ms hr,
            alarm time 1s hr,
            alarm time ms min,
            alarm time 1s min,
            current time ms hr,
            current time 1s hr,
            current time ms min,
            current time ls min,
            key ms hr,
            key ls hr,
```

```
key ms min,
            key ls min;
output [7:0] display ms hr,
             display ls hr,
             display ms min,
             display ls min;
input show a, show current time;
output sound a;
wire sound alarm1, sound alarm2, sound alarm3, sound alarm4;
// Assert sound a when all 4 digits matches
//assign sound alarm1=(alarm time ms hr==current time ms hr)?1:0;
//assign sound alarm2=(alarm time ls hr==current time ls hr)?1:0;
//assign sound alarm3=(alarm time ms min==current time ms min)?1:0;
//assign sound alarm4=(alarm time ls min==current time ls min)?1:0;
//assign sound a=(sound alarm1 && sound alarm2 && sound alarm3 &&
sound alarm4)?1:0;
//Instantiate lcd driver as MS HR display
lcd driver MS HR (.alarm time(alarm time ms hr),
                  .current time (current time ms hr),
                  .key(key ms hr),
                  .show alarm(show a),
                  .show new time(show current time),
                  .display time (display ms hr),
                  .sound alarm(sound alarm1));
//Instantiate lcd driver as LS HR display
lcd driver LS HR (.alarm time(alarm time ls hr),
                  .current time (current time ls hr),
                  .key(key ls hr),
                  .show alarm(show a),
                  .show new time (show current time),
                  .display time (display ls hr),
                  .sound alarm(sound alarm2));
//Instantiate lcd driver as MS MIN display
lcd driver MS MIN (.alarm time(alarm time ms min),
                  .current time (current time ms min),
                  .key(key ms min),
                  .show alarm(show a),
                  .show new time (show current time),
                  .display time (display ms min),
                  .sound alarm(sound alarm3));
//Instantiate lcd driver as LS MIN display
lcd driver LS MIN (.alarm time(alarm time ls min),
                  .current_time(current time ls min),
                  .key(key ls min),
                  .show alarm(show a),
                  .show new time (show current time),
                  .display time (display ls min),
```

```
.sound_alarm(sound_alarm4));
assign sound_a=(sound_alarm1 && sound_alarm2 && sound_alarm3 &&
sound_alarm4)?1:0;
```

## **RTL - ACLK-TIMING GENERTAOR**

```
module aclk timegen(clk,reset,reset count,fast watch,one minute,one second);
    input clk,reset,fast watch,reset count;
    output one minute, one second;
    reg [15:0] count reg;
    reg one minute reg,one second reg;
    //one second
    always @(posedge clk or posedge reset)
    begin
        if(reset==1)
            begin
            count reg<=0;</pre>
            one second reg<=0;
            end
        else if(reset count==1)
            begin
            count reg<=0;</pre>
             one second reg<=0;
            end
        else if(count reg%256==0 && count reg!=0)
            begin
            one second reg<=1;
             if(count reg!=15360)
                 count reg<=count reg+1;</pre>
            end
        else
            begin
            count reg<=count reg+1;</pre>
            one second reg<=0;
            end
    end
    //one minute
    always @(posedge clk or posedge reset)
```

```
begin
    if(reset==1 || reset count==1)
        begin
        count reg<=0;</pre>
        one minute reg<=0;
        end
    else if(reset count==1)
        begin
        count reg<=0;</pre>
        one minute reg<=0;
        end
    else if(count reg==15360)
        begin
        one minute reg<=1;
        count reg<=0;</pre>
        end
    else
        one minute reg<=0;
end
assign one second=one second reg;
assign one minute=(fast watch==1)?one second reg:one minute reg;
```

### TB - ACLK-TIMING GENERTAOR

```
module tb_aclk_timegen();
    reg clk,reset,fast_watch,reset_count;
    wire one_minute,one_second;

initial
    clk=0;
    always #5 clk=~clk;

aclk_timegen
DUT(.clk(clk),.reset(reset),.reset_count(reset_count),.fast_watch(fast_watch),.one_minute(one_minute),.one_second(one_second));

    task initialize;
        {reset,fast_watch,reset_count}=0;
    endtask

initial
    begin
```

```
initialize;
    @(negedge clk);
        reset=1;
    @(negedge clk);
        reset=0;
    #16000;
/*
    @(negedge clk);
        fast watch=1;
    #1000;
    @(negedge clk);
        fast watch=0;
    #100;
*/
    end
endmodule;
```

### RTL - KEY REG

```
module keyreg (reset,
              clock,
              shift,
              key,
              key buffer ls min,
              key buffer ms min,
              key buffer ls hr,
              key buffer ms hr);
// Define input and output port direction
input reset,clock,shift;
input [3:0]key;
output [3:0] key buffer ls min,
              key_buffer_ms_min,
              key buffer_ls_hr,
              key buffer ms hr;
              key buffer ls min reg,
reg [3:0]
              key buffer ms min reg,
              key_buffer_ls_hr_reg,
              key buffer ms hr reg;
always @(posedge clock or posedge reset)
begin
  // For asynchronous reset, reset the key buffer output register to 1'b0
    if (reset==1)
    begin
          key buffer ls min reg<=0;
              key buffer ms min reg<=0;
```

```
key buffer ls hr reg<=0;
              key buffer ms hr reg<=0;
    end
    else if(shift==1 && key!=10)
    begin
          key buffer ls min reg<=key;
              key buffer ms min reg<=key buffer ls min reg;
              key buffer ls hr reg<=key_buffer_ms_min_reg;</pre>
              key buffer ms hr reg<=key buffer ls hr reg;
    end
  // Else if there is a shift, perform left shift from LS MIN to MS HR
end
assign key buffer ls min=key buffer ls min reg;
assign key buffer ms min=key buffer ms min reg;
assign key buffer ls hr=key buffer ls hr reg;
assign key buffer ms hr=key buffer ms hr reg;
endmodule
```

#### **RTL - COUNTER**

```
module counter (clk,
            reset,
        one minute,
        load new c,
        new current time ms hr,
        new current time ms min,
        new current time 1s hr,
        new current time ls min,
        current time ms hr,
        current_time_ms_min,
        current time 1s hr,
        current time ls min);
// Define input and output port directions
input clk,reset,one minute,load new c;
input [3:0] new current time ms hr,
         new_current_time_ms_min,
         new_current_time_ls_hr,
         new current time 1s min;
output [3:0]
                current time ms hr,
        current time ms min,
        current time 1s hr,
        current_time_ls_min;
// Define register to store current time
reg [3:0]
            current time ms hr reg,
```

```
current time ms min reg,
        current time 1s hr req,
        current time 1s min reg;
// Lodable Binary up synchronous Counter logic
// Write an always block with asynchronous reset
always@( posedge clk or posedge reset)
begin
    // Check for reset signal and upon reset load the current time register
with default value (1'b0)
    if (reset==1)
    {current time ms hr reg,
        current time ms min reg,
        current time 1s hr reg,
        current time ls min reg}=0;
    // Else if there is no reset, then check for load new c signal and load
new current time to current time register
     else if(load new c==1)
   begin
        current time ms hr reg<=new current time ms hr;
        current time ms min reg<=new current time ms min;
        current time ls hr reg<=new current time ls hr;
        current time ls min reg<=new current time ls min;
                            0
                                   0
                                            0
                                                   9 -> 00:10
    end
    // Else if there is no load new c signal, then check for one minute
signal and implement the counting algorithm
    else if(one minute==1)
   begin
        if(current time ms hr reg==2 && current time ls hr reg==3 &&
           current time ms min reg==5 && current time ls min reg==9)
            begin
            current time ms hr reg<=0;
            current time ls hr reg<=0;
            current time ms min reg<=0;
            current time ls min reg<=0;
            end
        else if (current time ms min reg==5 && current time ls min reg==9)
            begin
            if(current time ls hr reg==9)
                begin
                current time ms hr reg<=current time ms hr reg+1;
                current time ls hr reg<=0;
                current time ms min reg<=0;
                current time ls min reg<=0;
```

```
end
            else
                current_time_ls_hr reg<=current time ls hr reg+1;</pre>
                current time ms min reg<=0;
                current time ls min reg<=0;</pre>
                end
            end
        else if(current time ls min reg==9)
            begin
                current time ms min reg<=current time ms min reg+1;</pre>
                current time ls min reg<=0;</pre>
            end
        else
            current time ls min reg<=current time ls min reg+1;
    end
    // Check for the corner case
    // If the current time is 23:59, then the next current time will be 00:00
    // Else check if the current time is 09:59, then the next current time
will be 10:00
    // Else check if the time represented by minutes is 59, Increment the
LS HR by 1 and set MS MIN and LS MIN to 1'b0
    // Else check if the LS MIN is equal to 9, Increment the MS MIN by 1 and
set MS MIN to 1'b0
    // Else just increment the LS MIN by 1
    end
        current time ms hr=current time ms hr reg;
assign
assign current time ms min=current time ms min reg;
assign
       current time ls hr=current time ls hr reg;
       current time ls min=current time ls min reg;
assign
endmodule
```

#### TB - COUNTER

```
wire [3:0] current time ms hr,
        current time ms min,
        current time ls hr,
        current time ls min;
initial
clk=0;
always #5 clk=~clk;
counter DUT (
               .clk(clk),
            .reset (reset),
        .one minute (one minute),
        .load new c(load new c),
        .new current time ms hr (new current time ms hr),
        .new current time ms min (new current time ms min),
        .new current time ls hr (new current time ls hr),
        .new current time ls min(new current time ls min),
        .current time ms hr (current time ms hr),
        .current time ms min (current time ms min),
        .current time ls hr (current time ls hr),
        .current time ls min(current time ls min)
       );
task initialize();
   begin
    {reset, one minute, load new c}=0;
    {new current time ms hr,
         new current time ms min,
         new current time 1s hr,
         new_current_time_ls_min}=0;
    end
endtask
initial
    begin
        initialize;
        @(negedge clk);
        reset=1;
        @(negedge clk);
        reset=0;load new c=1;one minute=1;
        new current time ms hr=2;
            new_current_time_ls_hr=3;
            new_current_time_ms_min=4;
            new current time ls min=5;
        @(negedge clk);
        load new c=0;
        #10000;
    end
```

#### RTL – ALARM REG

```
module alarm_reg (new_alarm_ms_hr,
              new alarm ls hr,
              new alarm ms min,
              new alarm ls min,
              load new alarm,
              clock,
              reset,
              alarm time ms hr,
              alarm time ls hr,
              alarm_time_ms_min,
              alarm time ls min );
// Define input and output port directions
input
        [3:0] new alarm ms hr,
             new alarm ls hr,
             new alarm ms min,
             new alarm ls min;
input load new alarm, clock, reset;
output reg [3:0]alarm time ms hr,
                     alarm time 1s hr,
                     alarm time ms min,
                     alarm time 1s min;
always @ (posedge clock or posedge reset)
begin
  // Upon reset, store reset value(1'b0) to the alarm time registers
    if (reset==1)
        begin
            {alarm time ms hr,
                     alarm time ls hr,
                     alarm time ms min,
                     alarm time ls min}=0;
        end
  // Else if no reset, check for load new alarm signal and load new alarm
time to alarm time registers
    else if(load new alarm==1)
        begin
             alarm time ms hr<=new alarm ms hr;
                     alarm time ls hr<=new alarm ls hr;
                     alarm time ms min<=new alarm ms min;
                     alarm time ls min<=new alarm ls min;
        end
end
```

endmodule

## TB - ALARM REG

```
module alarm reg tb ();
// Define input and output port directions
        [3:0] new alarm ms hr,
             new alarm ls hr,
             new alarm ms min,
             new alarm ls min;
reg load new alarm,clock,reset;
            [3:0] alarm time ms hr,
wire
                      alarm time 1s hr,
                      alarm time ms min,
             alarm time ls min;
initial
clock=0;
always #5 clock=~clock;
alarm reg DUT(.new alarm ms hr(new alarm ms hr),
              .new alarm ls hr (new alarm ls hr),
              .new alarm ms min (new alarm ms min),
              .new alarm ls min(new alarm ls min),
              .load new alarm (load new alarm),
              .clock(clock),
              .reset (reset),
              .alarm time ms hr (alarm time ms hr),
              .alarm time ls hr (alarm time ls hr),
              .alarm time ms min(alarm time ms min),
              .alarm time ls min(alarm time ls min));
initial
begin
@(negedge clock);
load new alarm=0;reset=1;
@(negedge clock);
load new alarm=1;reset=0;
        new alarm ms hr=4'b0000;
        new_alarm ls hr=4'b0101;
                new alarm ms min=4'b0011;
                new alarm ls min=4'b0010;
@(negedge clock);
load new alarm=0;reset=0;
@(negedge clock);
```

```
initial
```

```
$monitor("TIME IS %d%d:%d%d
HH:MM",new_alarm_ms_hr,new_alarm_ls_hr,new_alarm_ms_min,new_alarm_ls_min);
```

#### RTL - ALARM CLOCK TOP MODULE

```
module alarm_clock_top(clock,
                   key,
               reset,
               time button,
               alarm button,
               fast watch,
               ms hour,
               ls hour,
               ms minute,
               ls minute,
               alarm sound);
// Define port directions for the signals
input clock,reset,time button,alarm button,fast watch;
input [3:0]key;
output alarm sound;
output [7:0] ms hour,
         ls hour,
         ms minute,
         ls minute;
//Define the Interconnecting internal wires
    //TIMING GENERTOR
wire one minute, one second, reset count;
    //ALARM CONTROLLER
wire load new c, show new time, show a, load new a, shift;
    //KEY REG
wire [3:0]
              key buffer ls min,
              key buffer ms min,
              key buffer ls hr,
              key buffer ms hr;
    //ALARM, CURRENT TIME REGS
wire [3:0] alarm time ms hr,
            alarm time ls hr,
            alarm time ms min,
            alarm_time_ls_min,
            current time ms hr,
            current time 1s hr,
            current time ms min,
```

```
current time ls min;
```

```
//Instantiate lower sub-modules. Use interconnect(Internal) signals for
connecting the sub modules
// Instantiate the timing generator module
aclk timegen
TG(.clk(clock),.reset(reset),.reset count(reset count),.fast watch(fast watch
),.one minute(one minute),.one second(one second));
//FSM
aclk controller
CTRL(.clk(clock),.reset(reset),.one second(one second),.alarm button(alarm bu
tton),.time button(time button),
.key(key),.load new c(load new c),.show new time(show new time),.show a(show
a),.load new a(load new a),
            .shift(shift),.reset count(reset count) );
// Instantiate the counter module
counter CNT( .clk(clock),
            .reset (reset),
        .one minute (one minute),
        .load new c(load new c),
        .new current time ms hr (key buffer ms hr),
        .new current time ms min(key buffer ms min),
        .new current time ls hr (key buffer ls hr),
        .new current time ls min(key buffer ls min),
        .current time ms hr (current time ms hr),
        .current time ms min(current time ms min),
        .current time ls hr (current time ls hr),
        .current time ls min(current time ls min) );
// Instantiate the key register module
keyreg KEYREG(.reset(reset),
              .clock(clock),
              .shift(shift),
              .key(key),
              .key buffer ls min(key buffer ls min),
              .key buffer ms min(key buffer ms min),
              .key buffer ls hr (key buffer ls hr),
              .key buffer ms hr (key buffer ms hr) );
// Instantiate the alarm register module
alarm reg A REG(.new alarm ms hr(key buffer ms hr),
              .new alarm 1s hr (key buffer 1s hr),
```

```
.new alarm ms min(key buffer ms min),
              .new alarm 1s min(key buffer 1s min),
              .load new alarm(load new a),
              .clock(clock),
              .reset (reset),
              .alarm time ms hr (alarm time ms hr),
              .alarm time ls hr (alarm time ls hr),
              .alarm time ms min(alarm time ms min),
              .alarm time ls min(alarm time ls min) );
// Instantiate the lcd driver 4 module
lcd driver 4 LCD(
                      .alarm time ms_hr(alarm_time_ms_hr),
                       .alarm time ls hr (alarm time ls hr),
                       .alarm time ms min(alarm time ms min),
                       .alarm time ls min(alarm time ls min),
                       .current time ms hr (current time ms hr),
                       .current time ls hr (current time ls hr),
                       .current time ms min (current time ms min),
                       .current time ls min(current time ls min),
                       .key ms hr (key buffer ms hr),
                       .key ls hr(key buffer ls hr),
                       .key ms min(key buffer ms min),
                       .key ls min(key buffer ls min),
                       .show a (show a),
                       .show current time (show new time),
                       .display ms hr (ms hour),
                       .display ls hr(ls hour),
                       .display_ms_min(ms_minute),
                       .display_ls_min(ls_minute),
                       .sound_a(alarm_sound)
        );
```

### TB - ALARM CLOCK TOP MODULE

```
reg [3:0] key;
```

```
wire [7:0] display ms hr,
           display ms min,
           display_ls_hr,
           display ls min;
wire sound alarm;
parameter cycle = 3.90625;
alarm clock top DUV(.clock(clk),
                     .reset(reset),
                     .fast watch (fast watch),
                     .alarm button (alarm button),
                     .time button(time button),
                     .key(key),
                     .alarm sound (sound alarm),
                     .ms hour (display ms hr),
                     .ls hour (display ls hr),
                     .ms minute (display ms min),
                     .ls minute(display ls min));
task initialize;
    begin
    {alarm button, time button, key, fast watch}=0;
endtask
 //Clock generation logic
 initial
 begin
     clk = 1'b0;
     forever
     \#(\text{cycle/2}) \text{ clk} = \text{~clk};
   end
 //
 //Stimulus logic
 initial
 begin
    initialize;
   //Hard reset the design
   reset = 1;
    #10;
    reset = 0;
   //Set fastwatch to 1 to make counting faster
   fast watch = 1;
   //Set key time to current time :11:23
   key = 1;
   repeat(3)
   @(negedge clk);
```

```
key = 10;
   @(negedge clk);
   key = 1;
   repeat(3)
   @(negedge clk);
   key = 10;
   @(negedge clk);
   key = 2;
   repeat(3)
   @(negedge clk);
   key = 10;
   @(negedge clk);
   key = 3;
   repeat(3)
   @(negedge clk);
   key = 10;
   @(negedge clk);
   time button = 1;
   @(negedge clk);
   time button = 0;
   //Set key time to alarm time :11:30
   key = 1;
   repeat(3)
   @(negedge clk);
   key = 10;
   @(negedge clk);
   key = 1;
   repeat(3)
   @(negedge clk);
   key = 10;
   @(negedge clk);
   key = 3;
   repeat(3)
   @(negedge clk);
   key = 10;
   @(negedge clk);
   key = 0;
   repeat(3)
   @(negedge clk);
   key = 10;
   @(negedge clk);
   alarm button = 1;
   @(negedge clk);
   alarm button = 0;
   \#(7*256*2);//7 -> 7minutes ->7seconds->7 *256 clock cycles ->7*256*2(Time
period of clock)
   //Time out for Alarm clock
    //\text{key} = 7;
    repeat(4*2564) //Wait for minimum 10second pulses i.e (10*256) clock
cycles
    @(negedge clk);
   $finish;
  end
```

initial

```
$monitor($time,"\-ns\t MAVEN SILICON : \tDISPLAY_MS_HR =%H >>>
DISPLAY_LS_HR =%H>>> DISPLAY_MS_MIN =%H>>>
DISPLAY_LS_MIN=%H",display_ms_hr[3:0],display_ls_hr[3:0],display_ms_min[3:0],
display ls min[3:0]);
```

#### **Terminal Output**

```
MAVEN SILICON: DISPLAY MS HR =0 >>>
                    0-ns
DISPLAY LS HR =0>>> DISPLAY MS MIN =0>>> DISPLAY LS MIN=0
                   18-ns MAVEN SILICON: DISPLAY MS HR =0 >>>
DISPLAY LS HR =0>>> DISPLAY MS MIN =0>>> DISPLAY LS MIN=1
                   29-ns MAVEN SILICON: DISPLAY MS HR =0 >>>
DISPLAY LS HR =0>>> DISPLAY MS MIN =1>>> DISPLAY LS MIN=1
                   45-ns MAVEN SILICON: DISPLAY MS HR =0 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =1>>> DISPLAY LS MIN=2
                   61-ns MAVEN SILICON: DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY LS MIN=3
                   84-ns MAVEN SILICON: DISPLAY MS HR =1 >>>
DISPLAY LS HR =2>>> DISPLAY MS MIN =3>>> DISPLAY LS MIN=1
                   96-ns
                          MAVEN SILICON: DISPLAY MS HR =2 >>>
DISPLAY LS HR =3>>> DISPLAY MS MIN =1>>> DISPLAY LS MIN=1
                  111-ns MAVEN SILICON: DISPLAY MS HR =3 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =1>>> DISPLAY LS MIN=3
                  127-ns
                          MAVEN SILICON: DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =3>>> DISPLAY LS MIN=0
                          MAVEN SILICON: DISPLAY MS HR =1 >>>
                  143-ns
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY LS MIN=3
run
#
                 1018-ns
                          MAVEN SILICON :
                                             DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY LS MIN=4
                                             DISPLAY MS HR =1 >>>
                 2018-ns
                          MAVEN SILICON :
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY LS MIN=5
run
                 3018-ns
                           MAVEN SILICON :
                                              DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY LS MIN=6
                 4018-ns
                          MAVEN SILICON:
                                             DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY LS MIN=7
run
                 5018-ns
                           MAVEN SILICON :
                                             DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY LS MIN=8
#
                 6018-ns
                           MAVEN SILICON :
                                             DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =2>>> DISPLAY_LS_MIN=9
                 7018-ns
                           MAVEN SILICON :
                                             DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =3>>> DISPLAY LS MIN=0
run
                 8018-ns
                           MAVEN SILICON :
                                              DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =3>>> DISPLAY LS MIN=1
run
                 9018-ns
                           MAVEN SILICON: DISPLAY MS HR =1 >>>
DISPLAY LS HR =1>>> DISPLAY MS MIN =3>>> DISPLAY LS MIN=2
```

```
run
# 10018-ns MAVEN SILICON : DISPLAY_MS_HR =1 >>>
DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =3>>> DISPLAY_LS_MIN=3
run
# 11018-ns MAVEN SILICON : DISPLAY_MS_HR =1 >>>
DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =3>>> DISPLAY_LS_MIN=4
run
# 12018-ns MAVEN SILICON : DISPLAY_MS_HR =1 >>>
DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =3>>> DISPLAY_LS_MIN=5
run
# 13018-ns MAVEN SILICON : DISPLAY_MS_HR =1 >>>
DISPLAY_LS_HR =1>>> DISPLAY_MS_MIN =3>>> DISPLAY_LS_MIN=6
```

#### Waveform

