ECEN 689 Formal Verification

Laboratory Exercise

MOESI Cache Coherence Verification using SV assertions and Jasper Gold

Prof. Jiang Hu

TA: Zili Fang

Name: Velmurugan Mohan Krishnapuram UIN: 630009348

Lab1: List of Assertions

```
module moesi fsm assert #(
                            parameter MOESI WID = 3
                            ) (
                              input
                                                                read miss,
                              input
                                                                write miss,
                              input
                                                                write hit,
                              input
                                                                shared,
                              input
                                                                exclusive,
                              input
                                                                probe write hit,
                              input
                                                                probe_read_hit,
                              input
                                                                reset,
                              input
                                                                clk,
                             input
input
[MOESI_WID - 1 : 0] current_moesi,
input
[MOESI_WID - 1 : 0] updated_moesi
  parameter INVALID = 3'b000;
parameter SHARED = 3'b001;
  parameter EXCLUSIVE = 3'b010;
  parameter MODIFIED = 3'b011;
  parameter OWNED = 3'b100;
  //Assertions
  //TO DO: add assertions here
  //Assertions
  //TO DO: add assertions here
// CHECK RESET
  property assr RANDOM reset INVALID;
      @(posedge clk) (reset==0) |=> (updated moesi == INVALID);
  endproperty
// CHECK FROM SHARED TO OTHER STATES
  property assr SHARED probe wr hit INVALID;
      @(posedge clk) (reset==1) && (current moesi == SHARED) &&
(probe write hit == 1) |=> (updated moesi == INVALID);
  endproperty
```

```
property assr SHARED write hit MODIFIED;
      @(posedge clk) (reset==1) && (current moesi == SHARED) && (write hit
== 1) |=> (updated moesi == MODIFIED);
  endproperty
// CHECK FROM INVALID TO OTHER STATES
  property assr INVALID read miss and exclusive EXCLUSIVE;
      @(posedge clk) (reset==1) && (current moesi == INVALID) && (read miss
== 1 && exclusive==1) |=> (updated moesi == EXCLUSIVE);
  endproperty
 property assr INVALID read miss and shared SHARED;
      @(posedge clk) (reset==1) && (current moesi == INVALID) && (read miss
== 1 && shared==1) |=> (updated moesi == SHARED);
  endproperty
 property assr INVALID write miss and shared MODIFIED;
      @(posedge clk) (reset==1) && (current moesi == INVALID) &&
(write miss==1) |=> (updated moesi == MODIFIED);
  endproperty
// CHECK FROM EXCLUSIVE TO OTHER STATES
  property assr EXCLUSIVE probe write hit INVALID;
      @(posedge clk) (reset==1) && (current moesi == EXCLUSIVE) &&
(probe write hit == 1) |=> (updated moesi == INVALID);
  endproperty
 property assr_EXCLUSIVE_probe_read_hit_SHARED;
      @(posedge clk) (reset==1) && (current moesi == EXCLUSIVE) &&
(probe read hit == 1) |=> (updated moesi == SHARED);
  endproperty
  property assr EXCLUSIVE write hit MODIFIED;
      @(posedge clk) (reset==1) && (current moesi == EXCLUSIVE) &&
(write_hit == 1) |=> (updated_moesi == MODIFIED);
  endproperty
// CHECK FROM MODIFIED TO OTHER STATES
  property assr MODIFIED write hit INVALID;
      @(posedge clk) (reset==1) && (current moesi == MODIFIED) &&
(probe write hit == 1) |=> (updated moesi == INVALID);
  endproperty
 property assr MODIFIED write hit OWNED;
      @(posedge clk) (reset==1) && (current moesi == MODIFIED) &&
(probe read hit == 1) |=> (updated moesi == OWNED);
  endproperty
// CHECK FROM OWNED TO OTHER STATES
  property assr OWNED write hit MODIFIED;
      @(posedge clk) (reset==1) && (current moesi == OWNED) && (write hit ==
1) |=> (updated moesi == MODIFIED);
  endproperty
```

```
property assr OWNED write hit INVALID;
      @(posedge clk) (reset==1) && (current moesi == OWNED) &&
(probe write hit == 1) |=> (updated moesi == INVALID);
  endproperty
//SELF LOOP PROPERTY SHARED
   property assr SHARED probe read hit SHARED;
      @(posedge clk) (reset==1) && (current moesi == SHARED) &&
(probe read hit == 1) |=> (updated moesi == SHARED);
  endproperty
//SELF LOOP PROPERTY OWNED
  property assr_OWNED_probe_read_hit_OWNED;
      @(posedge clk) (reset==1) && (current moesi == OWNED) &&
(probe read hit == 1) |=> (updated moesi == OWNED);
  endproperty
  // assertions// CHECK FROM RANDOM TO INVALID
  assert property(assr RANDOM reset INVALID)
$display("assr RANDOM reset INVALID SUCCESS");
     else $error("assr RANDOM reset INVALID FAIL");
  // assertions// CHECK FROM SHARED TO OTHER STATES
  assert property(assr SHARED probe wr hit INVALID)
$display("assr SHARED probe wr hit INVALID SUCCESS");
      else $error("assr SHARED probe wr hit INVALID FAIL");
  assert property(assr SHARED write hit MODIFIED)
$display("assr SHARED write hit MODIFIED SUCCESS");
      else $error("assr SHARED write hit MODIFIED FAIL");
// CHECK FROM INVALID TO OTHER STATES
  assert property (assr INVALID read miss and exclusive EXCLUSIVE)
$display("assr INVALID read miss and exclusive EXCLUSIVE SUCCESS");
      else $error("assr INVALID read miss and exclusive EXCLUSIVE FAIL");
  assert property(assr_INVALID_read_miss_and_shared_SHARED)
$display("assr INVALID read miss and shared SHARED SUCCESS");
      else $error("assr INVALID read miss and shared SHARED FAIL");
  assert property (assr INVALID write miss and shared MODIFIED)
$display("assr INVALID write miss and shared MODIFIED SUCCESS");
      else $error("assr INVALID write miss and shared MODIFIED FAIL");
// CHECK FROM EXCLUSIVE TO OTHER STATES
  assert property (assr EXCLUSIVE probe write hit INVALID)
$display("assr EXCLUSIVE probe write hit INVALID SUCCESS");
      else $error("assr EXCLUSIVE probe write hit INVALID FAIL");
```

```
assert property(assr EXCLUSIVE probe read hit SHARED)
$display("assr EXCLUSIVE probe read hit SHARED SUCCESS");
      else $error("assr EXCLUSIVE probe read hit SHARED FAIL");
  assert property(assr EXCLUSIVE write hit MODIFIED)
$display("assr EXCLUSIVE write hit MODIFIED SUCCESS");
      else $error("assr EXCLUSIVE write hit MODIFIED FAIL");
// CHECK FROM MODIFIED TO OTHER STATES
  assert property(assr MODIFIED write hit INVALID)
$display("assr MODIFIED write hit INVALID SUCCESS");
      else $error("assr MODIFIED write hit INVALID FAIL");
  assert property(assr MODIFIED write hit OWNED)
$display("assr MODIFIED write hit OWNED SUCCESS");
      else $error("assr MODIFIED write hit OWNED FAIL");
// CHECK FROM OWNED TO OTHER STATES
 assert property(assr OWNED write hit MODIFIED)
$display("assr OWNED write hit MODIFIED SUCCESS");
      else $error("assr OWNED write hit MODIFIED FAIL");
  assert property(assr OWNED write hit INVALID)
$display("assr OWNED write hit INVALID SUCCESS");
      else $error("assr OWNED write hit INVALID FAIL");
  assert property(assr OWNED probe read hit OWNED)
$display("assr OWNED probe read hit OWNED SUCCESS");
      else $error("assr OWNED probe read hit OWNED FAIL");
// SELF LOOP SHARED
  assert property (assr SHARED probe read hit SHARED)
$display("assr SHARED probe read hit SHARED SUCCESS");
      else $error("assr SHARED probe read hit SHARED FAIL");
// SELF LOOP OWNED
  assert property(assr OWNED probe read hit OWNED)
$display("assr OWNED probe read hit OWNED SUCCESS");
      else $error("assr OWNED probe read hit OWNED FAIL");
endmodule
```

Simulation Result: (Total of 15 assertions properties)

13 checked in TB - 2 self-loop properties of vacuous success since precondition is not checked in TB hence not shown in output.

Test Bench Changes:

• Added a extra @ (negedge CLK) at the end of the Test Bench to get the last assertion result – since simulation ended before that.

```
IICS UII> SOULCE /OPT/COE/CAUEIICE/INCISIVEISZ/TOUTS/TITCA/TT
ncsim> set assert output stop level {};
ncsim> run;
Testing Reset
Testing INVALID to EXCLUSIVE
assr RANDOM reset INVALID SUCCESS
Testing INVALID to SHARED
assr_INVALID_read_miss_and_exclusive_EXCLUSIVE_SUCCESS
Testing INVALID to MODIFIED
assr INVALID read miss and shared SHARED SUCCESS
Testing SHARED to INVALID
assr INVALID write miss and shared MODIFIED SUCCESS
Testing SHARED to MODIFIED
assr SHARED probe wr hit INVALID SUCCESS
Testing EXCLUSIVE to INVALID
assr_SHARED_write_hit_MODIFIED SUCCESS
Testing EXCLUSIVE to MODIFIED
assr EXCLUSIVE probe write hit INVALID SUCCESS
Testing EXCLUSIVE to SHARED
assr EXCLUSIVE write hit MODIFIED SUCCESS
Testing MODIFIED to OWNED
assr EXCLUSIVE probe read hit SHARED SUCCESS
Testing MODIFIED to INVALID
assr MODIFIED write hit OWNED SUCCESS
Testing OWNED to INVALID
assr MODIFIED write hit INVALID SUCCESS
Testing OWNED to MODIFIED
assr OWNED write hit INVALID SUCCESS
assr OWNED write hit MODIFIED SUCCESS
Test Finished!
Simulation stopped via \$stop(1) at time 150 NS + 0
../tb/moesi fsm tb.sv:113
                                $stop;
ncsim>
```

Lab2:

Iteration 1: First Run: 10 properties failed (assert1 precondition)

Y	Type ▽ ▼	Name	T	Engine	T	Bound	Time	Task
×	Cover (related)	top.dut.u_assert_moesi_fsmassert_1:precondition1		PRE		Infinite	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_3		N		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_5		Нр		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_6		Нр		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_8		Нр		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_9		Нр		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_11		Нр		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_13		Нр		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_14		Нр		2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_15		Нр		2	0.0	<embedded></embedded>

Debug Assert_1:


```
Filename ../tb/moesi_fsm_assertsv

101 assert property(assr_RANDOM_reset_INVALID) $display("assr_RANDOM_reset_INVALID SUCCESS");
102 else $error("assr_RANDOM_reset_INVALID FAIL");
```

Observation: The reset !reset condition causes the issue at time t=0 of simulation.

Reason: The reset !reset condition resets the design initially at t=0 instant but then thereafter the first clock pulse reset=1 always, Hence, JG cannot trace the reset==0 precondition and the cover fails.

Solution: Add "reset -none" instead of "reset !reset" to make reset as an input signal of the assertion property.




Iteration 2: 9 properties failed

ΔΨ	Type ₹	Name $$	Engine $ \mathbb{Y} $	Bound	Time	Task
X	Assert	top.dut.u_assert_moesi_fsmassert_3	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_5	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_6	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_8	Нр	2	0.1	<embedded></embedded>
X	Assert	top.dut.u_assert_moesi_fsmassert_9	Нр	2	0.1	<embedded></embedded>
X	Assert	top.dut.u_assert_moesi_fsmassert_11	Нр	2	0.1	<embedded></embedded>
X	Assert	top.dut.u_assert_moesi_fsmassert_13	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_14	Нр	2	0.1	<embedded></embedded>
X	Assert	top.dut.u_assert_moesi_fsmassert_15	Нр	2	0.1	<embedded></embedded>

Debug Assert_3:

CEX:



Observation: update_moesi reaches INVALID state when MODIFIED is expected.

Reason: Since both probe_write_hit and write_hit are 1 at the same time – It takes the first possible output in the IF_ELSE branch – Ambiguous Inputs

```
updated_moesi <= INVALID;
end

SHARED : begin
   if (probe_write_hit)
        updated_moesi <= INVALID;
else if (write_hit)
        updated_moesi <= MODIFIED;
else
        updated_moesi <= SHARED;
end</pre>
```

Solution: Add following assumption to correct this assertion (i.e., both probe_write_hit and write_hit is NOT 1 at the same time)


```
# TODO add assumptions here
ssume -name restrict_SHARED_state_input {!(probe_write_hit == 1'b1 && write_hit == 1'b1)}
```

Iteration 3: 6 properties failed

$\triangle \Psi$	Type ₹	Name $ abla$	Engine $ $	Bound	Time	Task	٠
×	Assert	top.dut.u_assert_moesi_fsmassert_5	Нр	2	0.1	<embedded></embedded>	<
×	Assert	top.dut.u_assert_moesi_fsmassert_6	Нр	2	0.1	<embedded></embedded>	¢
×	Assert	top.dut.u_assert_moesi_fsmassert_8	Нр	2	0.1	<embedded></embedded>	4
×	Assert	top.dut.u_assert_moesi_fsmassert_11	Нр	2	0.1	<embedded></embedded>	4
×	Assert	top.dut.u_assert_moesi_fsmassert_14	Нр	2	0.1	<embedded></embedded>	4
×	Assert	top.dut.u_assert_moesi_fsmassert_15	Нр	2	0.1	<embedded></embedded>	4

Debug_Assert_5:

CEX:



Observation: update_moesi reaches EXCLUSIVE state when SHARED is expected.

Reason: Since all three signals, Shared, Exclusive and Read_miss are 1 at the same time – It takes the first possible output in the IF_ELSE branch. – Ambiguous Inputs

```
case (current_moesi)
  INVALID : begin
  if (read_miss && exclusive)
    updated_moesi <= EXCLUSIVE;
  else if (read_miss && shared)
    updated_moesi <= SHARED;
  else
    updated_moesi <= INVALID;</pre>
```

Solution: Add following assumption to correct this assertion

(Exclusive and Shared should not be equal to 1 at the same time)


```
assume -name restrict_INVALID_state_input {!(exclusive == 1'b1 && shared == 1'b1)}
```

Iteration 4: 5 properties failed

$\nabla\!\!\!\!/ \triangle$	Туре ₹	Name $$	Engine ♥	Bound	Time	Task
×	Assert	top.dut.u_assert_moesi_fsmassert_6	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_8	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_11	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_14	Нр	2	0.1	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_15	Нр	2	0.1	<embedded></embedded>

Debug Assert_6

CEX:



Observation: update_moesi reaches EXCLUSIVE state when MODIFIED is expected.

Reason: RTL Bug

MODIFIED state is no-where found in the IF-ELSE branch of the Design.s

```
case (current_moesi)
  INVALID : begin
  if (read_miss && exclusive)
     updated_moesi <= EXCLUSIVE;
  else if (read_miss && shared)
     updated_moesi <= SHARED;
  else
     updated_moesi <= INVALID;</pre>
```

Additional Bug: Since all 4 signals, Shared, Exclusive, Read_miss and Write_miss are 1 at the same time – It takes the first possible output in the IF_ELSE branch. – Ambiguous Inputs

Solution_1: Add the MODIFIED state to the FSM

```
end else begin
    case (current_moesi)
    INVALID : begin
    if (read_miss && exclusive)
        updated_moesi <= EXCLUSIVE;
    else if (read_miss && shared)
        updated_moesi <= SHARED;
    else if( write_miss)
        updated_moesi <= MODIFIED;
    else
        updated_moesi <= INVALID;
    end</pre>
```

Solution_2: For Ambigious Inputs, modify the condition in previous iteration to include read_miss and write_miss. Should not reach the below state – Will create ambiguous decision at IF-ELSE branch.

Add the below assumption to prevent such combinations.

NOT{"read miss and write_miss both are 1 simulataneously" AND

" $\{\text{exclusive,shared}\}=\{1,0\}$ OR $\{\text{exclusive,shared}\}=\{0,1\}$ " $\}$

```
assume -name restrict_INVALID_state input {!((read_miss == 1'b1) && (write_miss == 1'b1)) && ((exclusive == 1'b0 && shared == 1'b1)| 


[exclusive == 1'b1 && shared == 1'b0]) }
```

Iteration 5: 4 properties failed

$\mathbb{A} \mathbb{A}$	Type ₹	Name $$	Engine $ \mathbb{Y} $	Bound	Time	Task
×	Assert	top.dut.u_assert_moesi_fsmassert_8	Нр	2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_11	Нр	2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_14	Нр	2	0.0	<embedded></embedded>
×	Assert	top.dut.u_assert_moesi_fsmassert_15	Нр	2	0.0	<embedded></embedded>

Debug Assert_8

CEX:



Observation: update_moesi reaches INVALID state when SHARED is expected.

Reason: Since all 3 write_hit,probe_read_hit and probe_write_hit are 1 at the same time.

- It takes the first possible output in the IF_ELSE branch. - Ambiguous Inputs

```
EXCLUSIVE : begin
  if (probe_write_hit)
    updated_moesi <= INVALID;
  else if (write_hit)
    updated_moesi <= MODIFIED;
  else if (probe_read_hit)
    updated_moesi <= SHARED;
  else
    updated_moesi <= EXCLUSIVE;
  end
MODIFIED : begin
  if (probe_write_hit)
    updated_moesi <= INVALID;
  else if (probe_read_hit)
    updated_moesi <= OWNED;
  else
    updated_moesi <= MODIFIED;</pre>
```

Solution: Assume a condition where ONLY one of {probe_write_hit, probe_read_hit, write_hit} is 1 - i.e., {100} OR {010} OR {001} and avoid all other combinations.

```
assume -name restrict_EXCLUSIVE_state_input {(probe_write_hit==1'b1 && probe_read_hit==1'b0 && write_hit==1'b0)|| (probe_write_hit==1'b0 && probe_read_hit==1'b1 && write_hit==1'b0)|| (probe_write_hit==1'b0 && probe_read_hit==1'b0 && write_hit==1'b1)}
```

Iteration 6: All Satisfied

 •	Assert	top.aut.u_assert_moesi_rsmassert_/	Hp (2)	inπnite	0.1	<embedaea></embedaea>	ø.	(
✓	Assert	top.dut.u_assert_moesi_fsmassert_8	Hp (2)	Infinite	0.1	<embedded></embedded>	.&.	(
✓	Assert	top.dut.u_assert_moesi_fsmassert_9	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
✓	Assert	top.dut.u_assert_moesi_fsmassert_10	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
✓	Assert	top.dut.u_assert_moesi_fsmassert_11	Hp (2)	Infinite	0.1	<embedded></embedded>	.8.	(
✓	Assert	top.dut.u_assert_moesi_fsmassert_12	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
✓	Assert	top.dut.u_assert_moesi_fsmassert_13	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
✓	Assert	top.dut.u_assert_moesi_fsmassert_14	Hp (2)	Infinite	0.1	<embedded></embedded>	.8.	(-
~	Assert	top.dut.u_assert_moesi_fsmassert_15	Hp (2)	Infinite	0.1	<embedded></embedded>	.8.	(
	Accumo	roctrict current mooci	_		0.0	zomboddod>		

• Note from Above: Change applied for assertion 8 automatically corrects the error in assertions 11,14, and 15 as shown below – since now only one of probe_read_hit OR probe_write_hit will be 1

```
assume -name restrict_SHARED_state_input {!(probe_write_hit == 1'b1 && write_hit == 1'b1)}
assume -name restrict_INVALID_state_input {!((read_miss == 1'b1) && (write_miss == 1'b1)) && ((exclusive == 1'b0 && shared == 1'b1)||
(exclusive == 1'b1 && shared == 1'b0)) }
assume -name restrict_EXCLUSIVE_state_input {(probe_write_hit==1'b1 && probe_read_hit==1'b0 && write_hit==1'b0)||
(probe_write_hit==1'b0 && probe_read_hit==1'b1 && write_hit==1'b0)||
(probe_write_hit==1'b0 && probe_read_hit==1'b0 && write_hit==1'b1)}
```

- Also, note that the assumption made in "restrict_EXCLUSIVE_state_input" already covers the combinations of the assumption "restrict_SHARED_state_input" (shown above)
- Hence, we can REMOVE the redundant "restrict_SHARED_state_input" assumption to get minimized assumptions as shown below:

Final Minimized Set of Assumptions:

```
reset -none
# activate reset
# assumptions
assume -name restrict_current_moesi {(current_moesi == 3'd0)||(current_moesi == 3'd1)||(current_moesi == 3'd2)||(current_moesi == 3'd3)||(current_moesi == 3'd4)||
assume -name restrict_INVALID_state_input {!((read_miss == 1'b1) && (write_miss == 1'b1)) && ((exclusive == 1'b0 && shared == 1'b1)||
(exclusive == 1'b1 && shared == 1'b0)) }
assume -name restrict_EXCLUSIVE_state_input {(probe_write_hit==1'b1 && probe_read_hit==1'b0 && write_hit==1'b0)||
(probe_write_hit==1'b0 && probe_read_hit==1'b1 && write_hit==1'b0)||
(probe_write_hit==1'b0 && probe_read_hit==1'b1 && write_hit==1'b1)}
```

Final Check Run: All properties are satisfied as shown below

-No CX generated

A	Type Y	Name	Engine \mathbb{\psi}	Bound	Time	Task	1 x	Traces
1	Assert	top.dut.u_assert_moesi_fsmassert_1	N (12)	Infinite	0.0	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_1:precondition1	N	1	0.0	<embedded></embedded>	8	
/	Assert	top.dut.u_assert_moesi_fsmassert_2	N (12)	Infinite	0.0	<embedded></embedded>	&	
✓	Cover (related)	top.dut.u_assert_moesi_fsmassert_2:precondition1	Нр	1	0.0	<embedded></embedded>	8	
✓	Assert	top.dut.u_assert_moesi_fsmassert_3	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_3:precondition1	Нр	1	0.0	<embedded></embedded>	8	
/	Assert	top.dut.u_assert_moesi_fsmassert_4	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_4:precondition1	Нр	1	0.0	<embedded></embedded>	8	
/	Assert	top.dut.u_assert_moesi_fsmassert_5	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_5:precondition1	Нр	1	0.0	<embedded></embedded>	8	
/	Assert	top.dut.u_assert_moesi_fsmassert_6	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_6:precondition1	Нр	1	0.0	<embedded></embedded>	8	
/	Assert	top.dut.u_assert_moesi_fsmassert_7	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_7:precondition1	Нр	1	0.1	<embedded></embedded>	8	
/	Assert	top.dut.u_assert_moesi_fsmassert_8	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_8:precondition1	Нр	1	0.1	<embedded></embedded>	8	
/	Assert	top.dut.u_assert_moesi_fsmassert_9	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
/	Cover (related)	top.dut.u_assert_moesi_fsmassert_9:precondition1	Нр	1	0.1	<embedded></embedded>	8	
1	Assert	top.dut.u_assert_moesi_fsmassert_10	Hp (2)	Infinite	0.1	<embedded></embedded>	&	
1	Cover (related)	ton dutu accert mosci fem accert 10-precondition1	Un	1	0.1	<amhaddad></amhaddad>	±	1

	Assert	top.dut.u_assert_moesi_fsmassert_11	Hp (2)	Infinite	0.1	<embedded></embedded>	∞	(
-	Cover (related)	top.dut.u_assert_moesi_fsmassert_11:precondition1	Нр	1	0.1	<embedded></embedded>	8	1
•	Assert	top.dut.u_assert_moesi_fsmassert_12	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
•	Cover (related)	top.dut.u_assert_moesi_fsmassert_12:precondition1	Нр	1	0.1	<embedded></embedded>	8	1
•	Assert	top.dut.u_assert_moesi_fsmassert_13	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
•	Cover (related)	top.dut.u_assert_moesi_fsmassert_13:precondition1	Нр	1	0.1	<embedded></embedded>	8	1
-	Assert	top.dut.u_assert_moesi_fsmassert_14	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
•	Cover (related)	top.dut.u_assert_moesi_fsmassert_14:precondition1	Нр	1	0.1	<embedded></embedded>	8	1
•	Assert	top.dut.u_assert_moesi_fsmassert_15	Hp (2)	Infinite	0.1	<embedded></embedded>	&	(
•	Cover (related)	top.dut.u_assert_moesi_fsmassert_15:precondition1	Нр	1	0.1	<embedded></embedded>	8	1
	Assume	restrict_current_moesi	?		0.0	<embedded></embedded>		(
)	Assume	restrict_INVALID_state_input	?		0.0	<embedded></embedded>		(
	Assume	restrict EXCLUSIVE state input	2		0.0	<embedded></embedded>		ď