
Marasigan, Vem Aiensi A. 1-BSCS-.3

BASIC LOGIC GATES QUIZ

- 1. Z = (YZ)' + Y + Z
 - a. Logic Circuit Diagram



b. Truth Table

Υ	Z	(YZ)'	(YZ)' + Y	Z
0	0	1	1	1
0	1	1	1	1
1	0	1	1	1
1	1	0	1	1


c. Karnaugh Map

$$\begin{array}{c|cccc} z \bigvee^{Y} & 0 & & 1 \\ & 0 & & 1 & & 1 \\ & 1 & & 1 & & 1 \end{array}$$

Introduction to Computing CCC111-18

Marasigan, Vem Aiensi A. 1-BSCS-.3

- 2. X = [(A+B)(AB)] + (AB)'
 - a. Logic Circuit Diagram



b. Truth Table

Α	В	A + B	AB	(A+B)(AB)	(AB)'	X
0	1	1	0	0	1	1
0	0	0	0	0	1	1
1	1	1	1	1	0	1
1	0	1	0	0	1	1

c. Karnaugh Map

d.
$$X = [(A+B)(AB)] + A'B'$$

(Absorvative)




(Complement)

Introduction to Computing CCC111-18

Marasigan, Vem Aiensi A. 1-BSCS-.3

- 3. Z = (Y'. Z') + (M + N)
 - a. Logic Circuit Diagram



b. Truth Table

M	N	M'	N'	M'.N'	M + N	L
0	1	1	0	0	1	1
0	0	1	1	1	0	1
1	1	0	0	0	1	1
1	0	0	1	0	1	1

c. Karnaugh Map

$$\begin{array}{c|cccc}
N & 0 & 1 \\
0 & 1 & 1 \\
1 & 1 & 1
\end{array}$$