

Verilog

RISC \rightarrow MIPS 32

MIPS 32

32 registers of 32 bit \Rightarrow R0 to R31

R0 \Rightarrow 0. ~~R31 \Rightarrow 31~~

32 bit register program counter.

No flag


Load & Store instructions ; 32 bit address only.

Load & Store ;

LW, SW


ALU ;

~~A~~



ADD	000000
SUB	000001
AND	000010
OR	000011
SLT	000100
MUL	000101
HLT	111111

I-Type :- 16 bits data



LW 001000
SW 001001
ADDI 001010
SUBI 001011
SLTI 001100
BEQZ 001101
BNEQZ 001110

Prefix all registers and usage only be determined when decoded

Instruction cycle

- 1) Instruction Fetch (IF)
- 2) Instruction Decode (ID)
- 3) Execution (EX)
- 4) Memory Access (MEM)
- 5) Register Write Back (WB)

1) IF :-

$IR \leftarrow Mem[PC]$

Instruction
register

$PC \leftarrow PC + 1;$


IP :-

$A \leftarrow \text{Reg}[r];$

$B \leftarrow \text{Reg}[r];$

$\text{Imm} \leftarrow (\text{IR}_{15})_{16} \text{ ## } \text{IR}_{15} \dots 0$

$\text{Imm1} \leftarrow (\text{IR}_{25})_6 \text{ ## } \text{IR}_{25} \dots 0$ (not used here).



Ex :

Memory reference

$\text{ALUout} \leftarrow A + \text{Imm};$

Register - Register

$\text{ALUout} \leftarrow A \text{ func } B$

Register - immediate

$\text{ALUout} \leftarrow A \text{ func } \text{Imm}$

Branch.

$\text{ALUout} \leftarrow \text{NPC} + \text{Imm};$

$\text{Cond} \leftarrow (A \text{ op } 0);$

MEM

load

$\text{PC} \leftarrow \text{NPC};$

$\text{MD} \leftarrow \text{Mem}[\text{ALUout}];$

store ;

$\text{PC} \leftarrow \text{NPC};$

$\text{Mem}[\text{ALUout}] \leftarrow B;$

Branch

if (Cond) $\text{PC} \leftarrow \text{ALUout};$

else $\text{PC} \leftarrow \text{NPC};$

Other

$\text{PC} \leftarrow \text{NPC};$

MIPS 32

