Verilog RISC - MIPS 32 MIPS 32 32 registers of 32 hit =1 ko to R31 Ro =) 0. 100 => 100 32 bit negister program counter. Load & Store instructions; 32 hit address only. No flag Loode Store; LW, SW ALU; oprode ne nt nd short finet RType: - 26 21

Opcode M nt nd short funct

ADD 000000

SUB 000001

AND 000010

OR 000010

MUL 000101

HLT 11111

I-Type :- 16 bits dots Opeode en nol/clater/ 001000 LW SW 001001 MODI 001010 3013 1 001011 SLTI 001100 BUEQZ 001101 BEQZ. 001110 Drefatch att registers and mage only be determined when decoded inhuction apple 1) Instruction Forch (IF) 2) infriction Decode (1D) 3) Execution (EX) A) Memory Access (MEM) 5) Register Write Seck (WB) ()罪:-- Mem[PC] intraction

```
A Leg(m);
                            Bim
   B < Reg [Yt];
  · Imm ~ (IRIC) 16 ## 17 15 ... 0
    Imm 1 4(1R25) 6 ## 1Ros...o (rot used here).
EX. Memory requence
     AWait - AtPmm;
    Reguler - Reguler
     ALUOUT LA June B
    Regirer - immediate
      ALVOUT - A funciam
     Byanch.
       ALVact < NDC+Pmm;
      and - (A ono);
 MEM bod
PC - NPC.;
      IMD - Men [ALoult];
    Shore ,
    Mem (ALaut ] - B;
Brench
       in (cord) PC = ALVout;
        due PC - NPC;
   oker pc <- NPC;
```

MIPS 32

