ABSTRACT

This project presents the design of the SPI master core. It is a commonly used communication protocol that allows serial data transfer between a master and multi-slave device over a short distance. In this project, we will focus on block-level architecture and develop RTL code for the same. This controller is developed using Verilog HDL based on the IEEE standards and also verified using Verilog HDL code. The main part of the SPI master core is to generate the serial clock which will be derived from the wishbone master clock. The SPI protocol works with Master-Slave configuration, in full duplex mode. This is a 4-wire transmission that includes "SCLK, MOSI, MISO, SS". MOSI will transfer the bit serially from the SPI master core to the SPI slave and MISO will receive the serial bit from the SPI slave to the SPI master.

List of Figures

S. No	Figure No	Diagram	Page No
1	3.1	Proposed System	13
2	3.2	System Architecture	21
3	4.1	Data Flow Diagram (DFD)	22
4	4.2	SPI Communication System	24
5	4.3	Sequence Diagram	25
6	4.4	Class Diagram	26
7	4.5	Collaboration Diagram	26
8	4.6	Activity Diagram	27
9	6.1	SPI Master Core Architecture	34
10	6.2	SPI Master Core	35
11	6.3	Clock Generator	36
12	6.4	Shift Register	37
13	6.5	Flow Chart	38
14	7.1	RTL Schematic for CLGEN	40
15	7.2	RTL Schematic for Shift register	41
16	7.3	Waveforms	42

LIST OF ABBREVIATIONS

SPI Serial Peripheral Interface

RTL Register Transfer Level

HDL Hardware Description Language

MOSI Master Out Slave In

MISO Master In Slave Out

SS Slave Select

SCLK Serial Clock