

Architecture version 2.0

Architecture Specification

ARM®

ARM Generic Interrupt Controller

Copyright © 2008, 2011, 2013 ARM Limited. All rights reserved.

Release Information

This document describes the ARM Generic Interrupt Controller (GIC) architecture.

Change History

Date	Issue	Confidentiality	Change
23 September 2008	A	Non-Confidential	First release of the GIC architecture specification.
13 June 2011	B	Non-Confidential	First release of the GIC architecture specification, version 2.0.
26 June 2013	B.b	Non-Confidential	Re-release of the GIC architecture specification, version 2.0, with minor corrections.

Status of Issue B.b of this document

This document is the first release of the GIC architecture specification, version 2.0, with minor corrections. It is a non-confidential document and is available to all users of the GIC architecture specification. The document is available in PDF and HTML formats. The HTML format is available at [ARM Limited](#). The PDF format is available at [ARM Limited](#). The document is available in English and Chinese languages. The document is available in the following formats: PDF, HTML, and Chinese. The document is available in the following languages: English and Chinese. The document is available in the following formats: PDF, HTML, and Chinese. The document is available in the following languages: English and Chinese.

Proprietary Notice

ARM GENERIC INTERRUPT CONTROLLER (GIC) ARCHITECTURE SPECIFICATION LICENCE

THIS END USER LICENCE AGREEMENT ("LICENCE") IS A LEGAL AGREEMENT BETWEEN YOU (EITHER A SINGLE INDIVIDUAL, OR SINGLE LEGAL ENTITY) AND ARM LIMITED ("ARM") FOR THE USE OF THE RELEVANT GIC ARCHITECTURE SPECIFICATION ACCOMPANYING THIS LICENCE. ARM IS ONLY WILLING TO LICENSE THE RELEVANT GIC ARCHITECTURE SPECIFICATION TO YOU ON CONDITION THAT YOU ACCEPT ALL OF THE TERMS IN THIS LICENCE. BY CLICKING "I AGREE" OR OTHERWISE USING OR COPYING THE RELEVANT GIC ARCHITECTURE SPECIFICATION YOU INDICATE THAT YOU AGREE TO BE BOUND BY ALL THE TERMS OF THIS LICENCE. IF YOU DO NOT AGREE TO THE TERMS OF THIS LICENCE, ARM IS UNWILLING TO LICENSE THE RELEVANT GIC ARCHITECTURE SPECIFICATION TO YOU AND YOU MAY NOT USE OR COPY THE RELEVANT GIC ARCHITECTURE SPECIFICATION AND YOU SHOULD PROMPTLY RETURN THE RELEVANT GIC ARCHITECTURE SPECIFICATION TO ARM.

"LICENSEE" means any individual or legal entity that uses the GIC architecture specification.

"Software" means any software, firmware, or hardware that is used to implement the GIC architecture specification.

- Software is provided to the LICENSEE under the following conditions:
 - The LICENSEE shall not copy, modify, or distribute the Software in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without the prior written permission of ARM Limited.
 - The LICENSEE shall not use the Software for any purpose other than the purpose for which it was provided to the LICENSEE.
 - The LICENSEE shall not use the Software in any way that may damage the reputation of ARM Limited or its products.
- The LICENSEE shall not use the Software for any purpose other than the purpose for which it was provided to the LICENSEE.

3. E ce a ec fca ce ed acc da ce C a e 1, LICENSEE ac e , e e e a ARM ec a e ec a e e b d ed e e . I e e a e ce ce a ed acc da ce C a e 1 be c ed a a LICENSEE, e e b ca , e e e e, a ce ce e a ARM ec e ce e e e a GIC A c ec e S ec fca .
4. THE RELEVANT GIC ARCHITECTURE SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY, MERCHANTABILITY, NONINFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE.
5. N ce ce, e e , ed e e, a ed LICENSEE, de e f C a e 1, e e ARM ade a e c ec e e e a GIC A c ec e S ec fca a d c ba ed e e . N C a e 1 a be c ed a a f LICENSEE a e a e e e a be a f f ARM e ec f e e e a GIC A c ec e S ec fca .
6. T L ce ce a e a f ce e a ed b b ARM. W e d ce a f e f LICENSEE b eac fa f e e a d c d f L ce ce e ARM a e a e L ce ce ed a e e ce Y . Y a e a e L ce ce a a e. U e e a f L ce ce b Y b ARM LICENSEE a e e e a GIC A c ec e S ec fca a d de

ARM Generic Interrupt Controller Architecture Specification

	Preface	
	
	
	
	
	
Chapter 1	Introduction	
	 -
	 -
	 -
	 -
Chapter 2	GIC Partitioning	
	 -
	 -
	 -
Chapter 3	Interrupt Handling and Prioritization	
	 -
	 -
	 -
	 -
	 -
	 -
	 -

	-
	-
Chapter 4	Programmers' Model		
	-
	-
	-
	-
	-
Chapter 5	GIC Support for Virtualization		
	-
	-
	-
	-
	-
Appendix A	Pseudocode Index		
	-
Appendix B	Register Names		
	-
	-
	-
Appendix C	Revisions		
	Glossary		

Preface

T	eface	d ce	e	ARM	G	I	C	A	S	.I c	a	ef
ec	:											
	A											
	C											
	A											
	F											

About this specification

This specification describes the *ARM GIC* (GIC) architecture.
This document, effective since *GIC* *GIC* effective date, contains the GIC architecture.
Users can use the *CEA* *AA* effective since *IMPLEMENTATION DEFINED* features of the *CE*, *EE* effective since the *EE* effective since the *CE*.

Intended audience

This specification is for the *AA* *de*, *EE*, *AA* *GIC* *AA* *ef*
ARM-C *AA* *EE* *AA* *f* *ce* *EE* *AA* *c* *ce* *EE*.
This specification is for the *AA* *EE* *ce* *f* *ARM* *de*. *de* *AA* *EE* *ce* *f* *EE* *GIC*.

Using this specification

T ec f ca a ed ef c a e :

Chapter 1 I

Read f a e e f e GIC, a d f a ab e e ed d c e .

Chapter 2 GIC P

Read f a de c f e a e face a d c e f e GIC. T e c a e a
d ce e e a e, a e e e a .

Chapter 3 I H P

Read f a de c f e e e e f e a d , a d e e
c e ef a GIC.

Chapter 4 P M

Read f a de c f e D b a d CPU e face e e .

Chapter 5 GIC S

Read f a de c f e GIC V a a E e e e e a f
a GIC a ce e a ce a a . T c a e c de a
de c f e a e de f e a e face c a d a CPU e face
e e .

Appendix A P I

Read f a de e e d c de f c def ed ec f ca .

Appendix B R N

Read f a de c f e d ff e e ce e e e a e ea e de c f e GIC
a c ec e, a d f a a abe c de f e e e a e .

Appendix C R

Read f a de c f e ec ca c a e be ee e ea ed e f b .

G Read f def f e e ed b .

Conventions

The following conventions apply to the book:

G
S
N
P

General typographic conventions

The following conventions apply:

italic I d ce ec a e , de e e a c - efe e ce a d c a ,
a a e.

bold De e a a e , a d ed f e de c e , e e a a e.

monospace U ed f a e b e a de c , e d c de, a d cec dee a e .
A ed e a e f c e c a d f efe e ce e e
a ea a e b e a de c , e d c de, a d cec dee a e .

SMALL CAPITALS U ed f a fe e a a e ec f c ec ca ea , a d a e c ded e
G a .

Colored text I d ca e a . T ca be:
a URL, f e a e, <http://infocenter.arm.com>
a c - efe e ce, a c de e a e be f e efe e ced f a f
ec e a e, f e a e, *D C R* , *GICD CTLR*
a e 4-85
a , a c a e a ed , a a e , e ec f e
d c e a def e ec ed e , f e a e *B*
[GICD_CTLR](#).

Signals

I e e a ec f ca d e def e ce a , b d e c de e a e a e a d
ec e da . T e a c e a e:

Signal level T e e e f a a e ed a de e d e e e a ac e-HIGH
ac e-LOW. A e ed ea :
HIGH f ac e-HIGH a

Additional reading

Technical information about ARM architecture.

See the Introduction, <http://infocenter.arm.com>, for access to ARM documents.

ARM publications

ARM Architecture Reference Manual, *ARMv7-A Architecture Reference Manual* (ARM DDI 0406), etc.

Other publications

Technical information about ARM architecture, definitions:
JEDEC Standard SAE J106, *ARMv7-A Architecture Reference Manual*, *ARMv7-R Architecture Reference Manual*, etc.

Feedback

ARM encourages feedback from our customers.

Feedback on this specification

If you have any feedback on this specification, please email errata@arm.com. Give the version of the specification you are referring to, the ARM IHI number, and the section number. For example, "ARM IHI 10048B.1, section 3.1.1".

ARM appreciates your feedback and will add it to our list of errata.

Introduction

The case of the following GICs is addressed in the following table:

<i>A</i>	<i>G</i>	<i>I</i>	<i>C</i>	see 1-14
<i>S</i>	<i>E</i>			see 1-16
				see 1-17
<i>T</i>				see 1-18.

1.1 About the Generic Interrupt Controller architecture

The Generic Interrupt Controller (GIC) architecture is defined as follows:

Note

The architecture of the GIC is defined in the ARM Architecture Reference Manual (ARM ARM). The GIC is a component of the ARMv7-A and ARMv8-A architectures.

The GIC architecture is defined as follows:

- G The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- G The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- G The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- G The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- G The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- G The GIC is a component of the ARMv7-A and ARMv8-A architectures.

The GIC architecture is defined as follows:

- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.

Note

The GIC architecture is defined as follows:

- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.

1.1.1 GIC architecture specification version

The GIC architecture is defined as follows:

- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.
- The GIC is a component of the ARMv7-A and ARMv8-A architectures.

1.1.2 Changes in version 2.0 of the Specification

Version 2.0 of the Architecture Specification contains the following changes from version 1.0:

1. The addition of the GIC V architecture, as described in [Figure 1-17](#).

2. The addition of the GIC 0 architecture, as described in [Figure 1-17](#).
The addition of the GIC 2 architecture, as described in [Figure 1-17](#).
The addition of the GIC 1 architecture, as described in [Figure 1-17](#).

Note

In version 1.0 of the Specification, the GIC 0 architecture was described in [Figure 1-17](#).

3. The addition of the GIC 2 architecture, as described in [Figure 1-17](#).

4. The addition of the GIC 1 architecture, as described in [Figure 1-17](#).
The addition of the GIC 2 architecture, as described in [Figure 1-17](#).

5. The addition of the GIC 1 architecture, as described in [Figure 1-17](#).

6. The addition of the GIC 2 architecture, as described in [Figure 1-17](#).

7. The addition of the GIC 1 architecture, as described in [Figure 1-17](#).

Note

The addition of the GIC 1 architecture, as described in [Figure 1-17](#).

The addition of the GIC 2 architecture, as described in [Figure 1-17](#).

1.3 Virtualization support

The ARMv8-AArch64 EEL is a new ARMv8-A architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture.

The ARMv8-AArch64 EEL is a new ARMv8-A architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture.

We have implemented the ARMv8-AArch64 EEL. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture.

The ARMv8-AArch64 EEL is a new ARMv8-A architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture.

GICv2 is a GIC architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture. The GICv2 is a GIC architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture. See [Caveat 5 GICs](#) for more information.

Note

The ARMv8-AArch64 EEL is a new ARMv8-A architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture.

The GICv2 is a GIC architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture. The GICv2 is a GIC architecture. The implementation defined by the ARMv8-A architecture is a 64-bit architecture. The EEL is a 64-bit architecture.

1.4 Terminology

The following definitions are used throughout the document:

I
I
M [see 1-19](#)
S [see 1-20](#)
P *S* *N* - *GIC* [see 1-20](#)
B [see 1-20](#).

See also *GIC* [see 4-74](#).

1.4.1 Interrupt states

The following states are defined for each GIC distributor:

Inactive A state in which the distributor is not active.

Pending A state in which the distributor is active and has one or more pending interrupts. The distributor is active if it has at least one pending interrupt.

Active A state in which the distributor is active and has at least one active interrupt. The distributor is active if it has at least one pending interrupt.

Active and pending A state in which the distributor is active and has at least one active interrupt and one or more pending interrupts.

1.4.2 Interrupt types

A distributor can be configured to handle one or more of the following types of interrupts:

Peripheral interrupt The type of interrupt that is generated by a peripheral device. The GIC distributor can be configured to handle one or more of the following types of peripheral interrupts:

Private Peripheral Interrupt (PPI)
The type of interrupt that is generated by a peripheral device and is handled by the GIC distributor.

Shared Peripheral Interrupt (SPI)
The type of interrupt that is generated by a peripheral device and is handled by the GIC distributor.

Each of the above types of interrupts can be configured to be either:

Edge-triggered
The type of interrupt that is generated by a peripheral device and is handled by the GIC distributor. The interrupt is generated by a peripheral device and is handled by the GIC distributor.

Level-sensitive
The type of interrupt that is generated by a peripheral device and is handled by the GIC distributor. The interrupt is generated by a peripheral device and is handled by the GIC distributor.

Note

When a peripheral device generates an interrupt, the GIC distributor will generate an interrupt to the processor. If the peripheral device generates an interrupt, the GIC distributor will generate an interrupt to the processor.

[see 3-41](#).

GIC Partitioning

The table describes each entry in the GIC state fields, and the fields in the GIC state fields, and the fields in the GIC state fields.

A GIC [a e 2-22](#)

T *D* [a e 2-24](#)

CP [a e 2-26](#).

2.1 About GLC partitioning

T e GIC a c e c e ca a D b b c a d e e CPU e face b c . T e GIC
V a a E e add e e a CPU e face e GIC. T e ef e, a **F e 2-1 a e 2-23**
e ca a f e GIC a f :

Distributor T eD b b c e f e a a d d b e CPU e face
b c a c ec e ce e e .
T eD b b c e e a e de fed b e GICD ef .

CPU interfaces

Eac CPU e face b c e f a a d ee a d f a
c ec ed ce e e .

CPU e face b c e e a e de f ed b e GICC_ ef .

W e de c b a GIC a c de e GIC V a a E e , a CPU e face
e e ca ed a CP , a d b e c f a a CPU
e face.

Virtual CPU interfaces

T e GIC V a a E e add a a CPU e face f eac ce e
e .Eac a CPU e face a ed e f b c :

Virtual interface control

T e a c e f e a e face c b c e GIC a
e face c e e , a c de a fac e a d e d a
e e f e c e a ac e e c ec ed ce . T ca ,
e e e e a e a a ed b e a a ce
V a e face c b c e e a e de f ed b e GICH ef .

Virtual CPU interface

Eac a CPU e face b c de ca a f a
e e c ec ed ce . T e ARM ce V a a
E e a e e e e c e a ac e a
ce . T e GIC a CPU e face e e , acce ed b e a
ac e, de e c a d a f a f e a
e . T e f a f e e e e a e f a f e ca
CPU e face e e .
V a CPU e face b c e e a e de f ed b e GICV ef .

Note

The CPU interface effects are described by P , GIC 2.1.2.1.

A GIC ca e e e CPU e face , be ed f 0-7. I a GIC a e e e GIC
V a a E e , a CPU e face be c e d e CPU e face be , a
CPU e face 0 a d a CPU e face 0 c ec e a e ce .

T de e e a f e GIC ce ce e e , a d e GIC
V a a E e e e d a ce a a , c , N - e e a e:

A G e OS a a ac e

A e e b e f c b e e e a a c e . T c c d e c e
a e e d e GIC a e f a c c e e .

Eac b c de a f e GIC a e de , a d:

e a e de e e a e a e f eac e e ed CPU e face.


e a e de f a a CPU e face e e a e a e a e de f a
ca CPU e face.

Note

The architecture of the GIC is described in the GIC architecture specification. Wherever the implementation is not specified, it is implementation specific.

In a GIC architecture, the GIC is divided into two parts: the GIC Distributor and the GIC CPU interface. The GIC Distributor is responsible for distributing interrupts to the GIC CPU interfaces.

The GIC architecture is divided into two parts: the GIC Distributor and the GIC CPU interface. The GIC Distributor is responsible for distributing interrupts to the GIC CPU interfaces. The GIC CPU interface is responsible for handling interrupts from the GIC Distributor.



^a In GICv1, applies only if Security Extensions are implemented

^b Optional input and bypass multiplexer, see text

^c Applies only to GICv2 with Virtualization Extensions

Figure 2-1 GIC logical partitioning

The architecture of the GIC is described in the GIC architecture specification. Wherever the implementation is not specified, it is implementation specific.

2.2 The Distributor

The Distributor contains a set of `ICC_*` registers, one for each CPU. Each register contains a 32-bit value, which is the priority of the interrupt. The priority of the interrupt is compared to the priority of the interrupt in the `ICC_*` register. If the priority of the interrupt is greater than the priority of the interrupt in the `ICC_*` register, the interrupt is considered to be pending.

The Distributor also contains a set of `ICC_*` registers, one for each CPU. Each register contains a 32-bit value, which is the priority of the interrupt. The priority of the interrupt is compared to the priority of the interrupt in the `ICC_*` register. If the priority of the interrupt is greater than the priority of the interrupt in the `ICC_*` register, the interrupt is considered to be pending.

Note

For GIC 1, the `ICC_*` registers are located at `GICD_0` to `GICD_1`. For GIC 2, the `ICC_*` registers are located at `GICD_0` to `GICD_1`.

For a distributor, the `ICC_*` registers are located at `GICD_0` to `GICD_1`.

In addition, the Distributor also contains a set of `ICC_*` registers, one for each CPU. Each register contains a 32-bit value, which is the priority of the interrupt. The priority of the interrupt is compared to the priority of the interrupt in the `ICC_*` register. If the priority of the interrupt is greater than the priority of the interrupt in the `ICC_*` register, the interrupt is considered to be pending.

2.2.1 Interrupt IDs

The interrupt IDs are divided into two groups: `ICC_*` and `ICC_*`. Each CPU has a set of `ICC_*` registers, one for each interrupt ID. The interrupt IDs are divided into two groups: `ICC_*` and `ICC_*`.

The GIC distributor contains a set of `ICC_*` registers, one for each interrupt ID.

The distributor also contains a set of `ICC_*` registers, one for each interrupt ID.

The distributor also contains a set of `ICC_*` registers, one for each interrupt ID.

A distributor also contains a set of `ICC_*` registers, one for each interrupt ID.

GICD_0 to GICD_15 are the `ICC_*` registers.

GICD_16 to GICD_31 are the `ICC_*` registers.

In addition, the distributor also contains a set of `ICC_*` registers, one for each interrupt ID.

GICD_32 to GICD_63 are the `ICC_*` registers. Each CPU has a set of `ICC_*` registers, one for each interrupt ID.

GICD_64 to GICD_95 are the `ICC_*` registers. Each CPU has a set of `ICC_*` registers, one for each interrupt ID.

In addition, the distributor also contains a set of `ICC_*` registers, one for each interrupt ID.

The distributor also contains a set of `ICC_*` registers, one for each interrupt ID.

In addition, the distributor also contains a set of `ICC_*` registers, one for each interrupt ID.

I.e. be ID1020-ID1023 are used for each, see [Figure 3-43](#).

See Figure 3-43 for details. The distributor ID is
I.e. the address of the ARM Secure Element, the address of the
be the address of the ARM Secure Element, the address of the
ID0-ID7 for Non-Secure Element
ID8-ID15 for Secure Element.

2.3.1 Interrupt signal bypass, and GICv2 bypass disable

In a GIC, a CPU interface can be configured to bypass the GIC and deliver interrupt requests directly to the processor. This is achieved by setting the **Enable** bit in the **GICC_CTLR** register. When enabled, the interrupt request signal bypasses the GIC's internal logic and is sent directly to the processor.

Figure 2-2 illustrates the interrupt signal bypass mechanism for GICv1 without Security Extensions. The diagram shows the GIC's internal structure, including the CPU interface and the **GICC_CTLR** register. The **Enable** bit in the **GICC_CTLR** register is set to 1, which enables the bypass path. The interrupt request signal is then sent directly to the processor, bypassing the GIC's internal logic.




Figure 2-2 Interrupt signal bypass, GICv1 without Security Extensions

Figure 2-2 illustrates the interrupt signal bypass mechanism for GICv1 without Security Extensions. The diagram shows the GIC's internal structure, including the CPU interface and the **GICC_CTLR** register. The **Enable** bit in the **GICC_CTLR** register is set to 1, which enables the bypass path. The interrupt request signal is then sent directly to the processor, bypassing the GIC's internal logic.

Note

For ARMv7-A and ARMv7-R, the **IRQ** and **FIQ** signals are connected to the GIC. The **IRQ** signal is connected to the **IRQ** input of the GIC, and the **FIQ** signal is connected to the **FIQ** input of the GIC. The GIC then routes these signals to the processor. For ARMv8-A and ARMv8-R, the **IRQ** and **FIQ** signals are connected to the GIC, and the GIC routes these signals to the processor.

Interrupt bypass, GICv1 with GIC Security Extensions

When GIC Security Extensions are enabled, the interrupt bypass mechanism is disabled. The interrupt request signal must pass through the GIC's internal logic before being sent to the processor. This ensures that the interrupt request is properly prioritized and filtered. The **Enable** bit in the **GICC_CTLR** register is set to 0, which disables the bypass path.

Table 2-1 Interrupt signal bypass behavior, GICv1 with Security Extensions

GICC_CTLR register bits			GIC interrupt outputs	
FIQEn	EnableGrp0	EnableGrp1	IRQ request behavior	FIQ request behavior
0	0	0	B a	B a
		1	D e b GIC CPU e face	B a
	1	0	D e b GIC CPU e face	B a
		1	D e b GIC CPU e face	B a
1	0	0	B a	B a
		1	D e b GIC CPU e face	B a
	1	0	B a	D e b GIC CPU e face
		1	D e b GIC CPU e face	D e b GIC CPU e face

For details, see Figure 2-3, which shows the internal logic of the GIC.




Figure 2-3 GICv1 Group 0 and Group 1 interrupt signaling, with interrupt signal bypass


GICv2 interrupt bypass, with bypass disable

When a CPU interface to a GICv2 is configured with the bypass disable bit set, the GICv2 will bypass the interrupt requests to the processor. This is the default behavior for the GICv2. The GICv2 will bypass the interrupt requests to the processor if the bypass disable bit is set in the GICC_CTLR register. The GICv2 will bypass the interrupt requests to the processor if the bypass disable bit is set in the GICC_CTLR register. The GICv2 will bypass the interrupt requests to the processor if the bypass disable bit is set in the GICC_CTLR register.

We be de b e CPU e face, eac e a ca be dea e ed a e a be d e
b e e ac e . T be a c ed b e GICC_CTLR b a d abe b :

FIQB D G 0
FIQB D G 1
IRQB D G 0
IRQB D G 1.

F e 2-4 e c c f e a f e b a CPU e face. P , GIC 2
a e 2-31 e e f a ab e a e e e a F e 2-4.



† Values of n and x correspond to the requested interrupt

(A) is the inverse of (A) in the GICv1 implementation that supports interrupt grouping

(B) is the inverse of (B) in the GICv1 implementation that supports interrupt grouping

Figure 2-4 GICv2 interrupt bypass logic, with bypass disable

E a e 3-64 a de c be e a .

Tab e 2-2 a e 2-30 , e a CPU e face a a IRQ e e a c ec ed ce ,
b GICC_CTLR, a d e e e IRQ e e G 0 G 1, de e e e IRQ a b e
e face. I e IRQ c f ab e:

Bypass I d ca e a e IRQ a e ce d e b e e ac IRQ a .

Deasserted I d ca e a e IRQ a e ce dea e ed.

Driven by GIC I d ca e a e IRQ a e ce d e b e GIC CPU e face c.

Table 2-2 IRQ request behavior, GICv2

GICC_CTLR register bits					IRQ for signaling	IRQ request signaling behavior
EnableGrp1	EnableGrp0	FIQEn	IRQBypDisGrp1	IRQBypDisGrp0		
0	0	0	0			B a
0	0	0	1			Dea e ed
0	0	1	0			B a
0	0	1	1	0		B a
0	0	1	1	1		Dea e ed
0	1	0			G 0	D e b GIC
0	1	0			G 1	Dea e ed
0	1	1	0			B a
0	1	1	1	0		B a
0	1	1	1	1		Dea e ed
1	0				G 0	Dea e ed
1	0				G 1	D e b GIC
1	1	0				D e b GIC
1	1	1			G 0	Dea e ed
1	1	1			G 1	D e b GIC

Table 2-3 , e a CPU e face a a FIQ e e a c ec ed ce , b
GICC_CTLR e FIQ a b e e face:

Table 2-3 FIQ request behavior, GICv2

GICC_CTLR register bits				FIQ request signaling behavior
EnableGrp0	FIQEn	FIQBypDisGrp0	FIQBypDisGrp1	
0	0	0		B a ,d e b e ac FIQ a
0	0	1	0	B a ,d e b e ac FIQ a
0	0	1	1	FIQ e dea e ed
0	1	0		B a ,d e b e ac FIQ a
0	1	1		FIQ e dea e ed
1	0	0		B a ,d e b e ac FIQ a
1	0	1	0	B a ,d e b e ac FIQ a
1	0	1	1	FIQ e dea e ed
1	1			D e b GIC CPU e face

Copyright © 2008, 2011, 2013 ARM. All rights reserved.
Non-Confidential

Interrupt Handling and Prioritization

The architecture defines the following components:
 - *A*: *Architectural* (a e 3-34)
 - *G*: *Generic* (a e 3-37)
 - *I*: *Interrupt* (a e 3-44)
 - *T*: *Timer* (a e 3-48)
 - *I*: *Interrupt* (a e 3-53)
 - *A*: *Architectural* (a e 3-59)
 - *P*: *Platform* (a e 3-61)
 - *T*: *Timer* (a e 3-67)
 - *E*: *Exception* (a e 3-68).
 - *GIC*: *Generic Interrupt Controller*

3.1 About interrupt handling and prioritization

T e f b e c e e f a ab e e e d b a GIC, a d a c e c e d
ce d e e e e a e f e ID e d b e GIC:

H a e 3-35

I a e 3-35.

T e e a de f e c a e de c be e a d a d a

I e a d de c be :

e GIC ec e e

f a e c a a e GIC c f e a d c e

e a e ac e eGIC a a f eac e eac CPU e face

e e ce de fa ce e ac e GIC.

P a d e c b e :

e c f a a d c f e

e de fe ec f e d e

e d e e a f e e a e b e a a e c e , c d :

e a

ee f a a c e e .

T e f e c d e c b e e a d a d a :

G a e 3-37
 I a e 3-44.

The GIC also includes the following:

a ce e e GIC a a e ce e face, e *CP*

a ce e e GIC a a CPU e face f eac c ec ed ce .

I e e a ce a ce e ,aGIC e e a ca c de eGIC Sec E e .

The GIC Sec E e :

ec e a ac ec ed ce a e e e ARM Sec E e a e e e Sec e
acce e N - ec e acce e e GIC e e

e e e GIC e e a e acc f Sec e a d N - ec e acce e , a :

e e e a e , de e a a e Sec e a d N - ec e c e

e e e a e S , ea e a e acce b e Sec e acce e

e e a e e a e C , ea e a e acce b e b Sec e a d N - ec e acce e .

e eGIC e fea e e a d fSec e a d N - ec e e , c
ca e:

G o e a e Sec e e

G l e a e N - e c e e .

a ce e , e e e GIC Sec E e e f CPU

E ce f a GIC 1 e e a a d e c de e GIC Sec E e , a e e a f e
GIC a c ec e . W e :

b defa , a e a e G 0 e , a d a e a ed a c ec ed ce e IRQ
e e e

eac e ca be c f ed a G l e , a a G 0 e

a CPU e face ca be c f ed a G 0 e a c ec ed ce e FIQ

The GIC Sec E e , a e e a d a d a e e . The f e c d e b e e f f e e a d e GIC Sec E e :
T a e 3-48
I a e 3-53.

3.1.1 Handling different interrupt types in a multiprocessor system

A GIC a d - , e e I a e 1-18.
I a c e e e a e GIC a d e :
f a e e e a e d e (SGI) e GIC N-N d e
e e a (a d a e) e e GIC 1-N d e .
See M a e 1-19 f d e f e d e .

3.1.2 Identifying the supported interrupts

The GIC a c e c d e f e d f f e e ID a e f e d f f e e e f e e , e e I ID a e 2-24.
H e e , e e e e e f e GIC e e a c b c f e ID f a e e .

Note

ARM e c e d a e e e d e a e e d e e e ID b e a d a a a a e f e ID a b e , b e c a e e d c e e b e f e e a b e e e e d , a d a d c e e c e c .

T c e c a d e e , f a e a e ID a e e d b e GIC. S f a e c a e e GICD_ISENABLER d c e f a . If e c e e e e ARM Sec E e , Sec e f a e d e e e e e a a e b e N - e c e f a e . T e N - e c e f a e c e c a e e , a d e d c e c e f d f a .

GICD_ISENABLER0 d e e S e - e a b e b f b :
SGI , e ID 15-0, c e d e e b [15:0]
PPI , e ID 31-16, c e d e e b [31:16].

T e e a GICD_ISENABLER , f GICD_ISENABLER1, d e e S e - e a b e b f e SPI , a a e ID 32.

If a e :
e d , e S e - e a b e b c e d e ID RAZ/WI
e d a d e a e e a b e d , e S e - e a b e b c e d e ID RAO/WI.

S f a e d c e e e a a e e d b :

1. Read e GICD_TYPER. T e GICD_TYPER.ITL e N b e f e d d e f e e b e f e e e d GICD_ISENABLER , a d e e f e e a b e f SPI a b e e d .
2. W e GICD_CTLR d a b e f a d f e f e d b e CPU e f a c e . F e f a , e e E D CP a e 4-77.
3. F e a c e e e d GICD_ISENABLER , a GICD_ISENABLER0:
W 0xFFFFFFFF e GICD_ISENABLER .
Read e a e f e GICD_ISENABLER . B a e a d a l c e d e d e ID .

c ef ad fG 0a dG 1 e de e de , e **GICD_CTLR.E** ab eG 0
a d **GICD_CTLR.E** ab eG 1 b .

Note

When a GIC interrupt is received, the GIC distributor sends a signal to the processor. The processor then checks the GIC interrupt status register (ISR) to determine the source of the interrupt. The ISR contains a bit for each GIC interrupt, and the bit is set to 1 if the interrupt is pending. The processor then checks the GIC interrupt priority register (IPR) to determine the priority of the interrupt. The IPR contains a value for each GIC interrupt, and the value is the priority of the interrupt. The processor then checks the GIC interrupt control register (ICR) to determine the control of the interrupt. The ICR contains a value for each GIC interrupt, and the value is the control of the interrupt. The processor then checks the GIC interrupt status register (ISR) to determine the source of the interrupt. The ISR contains a bit for each GIC interrupt, and the bit is set to 1 if the interrupt is pending. The processor then checks the GIC interrupt priority register (IPR) to determine the priority of the interrupt. The IPR contains a value for each GIC interrupt, and the value is the priority of the interrupt. The processor then checks the GIC interrupt control register (ICR) to determine the control of the interrupt. The ICR contains a value for each GIC interrupt, and the value is the control of the interrupt.

6. When a GIC interrupt is received, the GIC distributor sends a signal to the processor. The processor then checks the GIC interrupt status register (ISR) to determine the source of the interrupt. The ISR contains a bit for each GIC interrupt, and the bit is set to 1 if the interrupt is pending. The processor then checks the GIC interrupt priority register (IPR) to determine the priority of the interrupt. The IPR contains a value for each GIC interrupt, and the value is the priority of the interrupt. The processor then checks the GIC interrupt control register (ICR) to determine the control of the interrupt. The ICR contains a value for each GIC interrupt, and the value is the control of the interrupt.

3.2.1 Priority drop and interrupt deactivation

When a GIC interrupt is received, the GIC distributor sends a signal to the processor. The processor then checks the GIC interrupt status register (ISR) to determine the source of the interrupt. The ISR contains a bit for each GIC interrupt, and the bit is set to 1 if the interrupt is pending. The processor then checks the GIC interrupt priority register (IPR) to determine the priority of the interrupt. The IPR contains a value for each GIC interrupt, and the value is the priority of the interrupt. The processor then checks the GIC interrupt control register (ICR) to determine the control of the interrupt. The ICR contains a value for each GIC interrupt, and the value is the control of the interrupt.

See [Figure 3-45](#) for details.

Interrupt deactivation

If the deactivation of an interrupt is successful, the interrupt is deactivated, and the interrupt is not reactivated.

On a GIC 1, the deactivation of an interrupt is successful if the [GICC_CTLR.EOI](#) bit is set to 1, and the [EOIR](#) bit is set to 1.

On a GIC 2, the deactivation of an interrupt is successful if the [GICC_CTLR.EOI](#) bit is set to 1, and the [EOIR](#) bit is set to 1.

1. The [EOIR](#) bit is set to 1, and the [GIC CPU](#) is face.

2. The [EOIR](#) bit is set to 1, and the [GICC_DIR](#) bit is set to 1.

The [GIC](#) can be deactivated by setting the [EOIR](#) bit to 1, and the [GICC_CTLR.EOI](#) bit to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_AEOIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

Note

If a GIC 2, the deactivation of an interrupt is successful if the [EOIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_AEOIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The deactivation of an interrupt is successful if the [GICC_DIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The deactivation of an interrupt is successful if the [GICC_DIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

See [Figure 3-45](#) for details.

3.2.2 Interrupt controls in the GIC

The GIC can be deactivated by setting the [EOIR](#) bit to 1, and the [GICC_CTLR.EOI](#) bit to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_AEOIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_AEOIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

Interrupt enables

The deactivation of an interrupt is successful if the [EOIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

The [GICC_CTLR.EOI](#) bit is set to 1, and the [GICC_AEOIR](#) bit is set to 1.

The [GICC_AEOIR](#) bit is set to 1, and the [GICC_CTLR.EOI](#) bit is set to 1.

When the SGI is enabled, the GICD_ISENABLER and GICD_ICENABLER registers are implemented.

When the GICD_ISENABLER and GICD_ICENABLER registers are enabled, the CPU interface to the GICD_ICENABLER register is enabled.

Setting and clearing pending state of an interrupt

The GICD_ISENABLER and GICD_ICENABLER registers are used to set and clear the pending state of an interrupt.

The GICD_ISENABLER register is used to set the pending state of an interrupt. The GICD_ICENABLER register is used to clear the pending state of an interrupt.

The GICD_ISENABLER register is used to set the pending state of an interrupt. The GICD_ICENABLER register is used to clear the pending state of an interrupt.

The GICD_ISENABLER register is used to set the pending state of an interrupt. The GICD_ICENABLER register is used to clear the pending state of an interrupt.

Finding the active or pending state of an interrupt

The GICD_ISENABLER and GICD_ICENABLER registers are used to find the active or pending state of an interrupt.

The GICD_ISENABLER register is used to find the active or pending state of an interrupt. The GICD_ICENABLER register is used to find the active or pending state of an interrupt.

The GICD_ISENABLER register is used to find the active or pending state of an interrupt. The GICD_ICENABLER register is used to find the active or pending state of an interrupt.

The GICD_ISENABLER register is used to find the active or pending state of an interrupt. The GICD_ICENABLER register is used to find the active or pending state of an interrupt.

Generating an SGI

The GICD_ISENABLER and GICD_ICENABLER registers are used to generate an SGI.

The GICD_ISENABLER register is used to generate an SGI. The GICD_ICENABLER register is used to generate an SGI.

a e ce .

O e e a ec f c e ID ca be ac e a CPU e face a a e. T ea a a CPU
e face ca a e SGI e a e e ID ac e a e e, e e f d ffe e ce a e
a ed SGI e a e e ID a ce .

O eCPU e face f e a e ce , ead e [GICC_IAR](#) f a SGI e b e e ID a d
eCPU ID f e ce a e e a e d e e , e f e e . T e c b a f
e ID a d ce CPU ID e de f e e e e a e ce .

I a ce e e a , e e feac SGI e ID def ed de e de f eac
a e ce , ee *I P R* , *GICD IPRIORIT R* a e 4-104. F eac CPU e face, a
SGI a a c a e ID a a e e d a e face a e e a e a d be a d ed
e a . T e de c e CPU e face e a e e e SGI IMPLEMENTATION SPECIFIC.

3.2.3 Implications of the 1-N model

I a ce e e a , e GIC e e GIC 1-N de, de c bed *M*
a e 1-19, a d e e e a e a a e e a e ce , a , SPI . T ea a e
e GIC ec e a e ac ed ef e f e a e ce cea e e d a e f e
e a e e a e ed ce . A GIC e e a e e a a e be a d ed
e 1-N de ac ed ed b e CPU e face, a d a a e e face e a
e ID.

We have seen that we can find the value of f at each point x by evaluating the function $f(x)$. We can also find the value of f at each point x by evaluating the function $f(x)$.

A ce ead e [GICC IAR](#) a d b a e e ID f e e be e ced.

- Note

I GIC 1, e a e a e ce a e b a ed e ID, f e ce ead e
GICC_IAR e e a e a e . T e e e f a e e a e ce
e e a e ce e e ce e. A ca ec a ac e e
e e , a ed e , a c e (ISR).

A ce ead e GICC_IAR a d b a e e ID 1023, d ca a e . T e
ce ca e f e e ce e GICC EOIR.

T e e ID d ca e a e a e e e d , ca beca ea e
a e ce a d .

- Note

A GIC 1 e e a e e a e ce ca a e a l-N e ac e, e
e e e e f a c e ISR. T e ed b e a c ec e, a d e e c GIC c de
e be a .

F a ce , fa e ac e a d e d , eGIC d e a a e e ce e e
f e e a ce e ac e a c e a ed.

3.2.4 Interrupt handling state machine

T e GIC a a a a e ac e f eac ed e eac CPU e face. F e 3-1 a e 3-42
a a ce f a e ac e, a d e b e a e a .




Figure 3-1 Interrupt handling state machine

Note

SGI are enabled by the GICD_SGIR. GICD_SPENDSGIR. Pending state is added when the GIC, by the GICD_ISPENDR.

As described in Figure 3-38:

GIC 1, the default state is Active, and the default state is Active.
GIC 2, the default state is Pending, and the default state is Active.

Figure 3-1 describes the default state of the GIC. The default state is Active.

When the GIC is enabled, the GICD_SGIR is set to 1. The GICD_SGIR is set to 1 by the CPU interface, and the GICD_SGIR is set to 1 by the CPU interface.

Transition A1 or A2, add pending state

For SGI, the GICD_SGIR is set to 1. The GICD_SGIR is set to 1 by the CPU interface, and the GICD_SGIR is set to 1 by the CPU interface.

Note

If the GIC is enabled, the GICD_SGIR is set to 1. The GICD_SGIR is set to 1 by the CPU interface, and the GICD_SGIR is set to 1 by the CPU interface.

For SPI/PPI, the GICD_SGIR is set to 1. The GICD_SGIR is set to 1 by the CPU interface, and the GICD_SGIR is set to 1 by the CPU interface.

Transition B1 or B2, remove pending state

For SGI, the GICD_SGIR is set to 1. The GICD_SGIR is set to 1 by the CPU interface, and the GICD_SGIR is set to 1 by the CPU interface.

3.3.1 Preemption

A CPU *e* face *a* *f* *e* *e* *d* *e* *a* *a* *e* *ce* *be* *f* *e* *a* *ac* *e*
e *c* *ee* *.A* *e* *d* *e* *a* *e* *d* *f* *b* *:*
 I *e* *a* *e* *a* *f* *a* CPU *e* face, *ee* *P* *.*
 I *e* *a* *a* *f* *e* *R* *e* CPU *e* face, *ee* *P* *a* *d*
R *P* *R* *, GICC RPR* *a e 4-142.*

P *ee* *cc* *a* *e* *e* *e* *e* *ce* *ac* *ed* *e* *e* *e* *e* *,a* *d* *a* *e* *ce*
efe *e* *ce* *e* *e* *ac* *e* *e* *ec* *e* *ce* *.W* *e* *cc* *,e* *a* *ac* *e*
e *a* *d* *a* *e* *bee* *.S* *a* *e* *ce* *a* *e* *e* *a* *e* *e* *ac* *e*
e *e* *d* *e* *c* *bed* *a* *.*

Note

F *a* *ce* *a* *c* *e* *e* ARM *a* *c* *ec* *e* *:*
 G T *e* *a* *e* *f* *e* I F *b* *e* CPSR *d* *e* *e* *e* *e* *e* *ce* *e* *d* *e* *a* *ed*
e *b* *a* *e* *e* *ac* *ed* *e* *ced* *e* *.*
 G W *e* *ce* *a* *ee* *e* *,e* *ce* *a* *e* *a* *d* *a* *e* *e* *e* *ec* *e* *f* *e*
e *ac* *e* ISR.
 F *e* *f* *a* *,ee* *e* ARM *A* *R* *M* *,ARM 7-A* *ARM 7-R* *.*
P *ea* *e* *f* *a* *e* *e* *affec* *e* *R* *e* CPU *e* face,
a *d* *e* *f* *e* *d* *e* *e* *e* *ee* *.I* GIC 1 *e* *e* *a* *,d* *a* *e*
e *a* *e* *deac* *a* *ed* *b* GIC 2 *e* *e* *a* *,d* *a* *d* *e* *deac* *a* *ca*
be *e* *a* *a* *ed* *.F* *e* *f* *a* *ee* *P* *a e 3-38.*

3.3.2 Priority masking

T *e* GICC *PMR* *f* *a* CPU *e* face *de* *f* *e* *a* *e* *d* *f* *e* *a* *e* *ce* *.T* *e* GIC *a*
e *d* *e* *a* *e* *a* *e* *d* *a* *e* *e* *a* *e* *ce* *.A* *a* *e* *f* *e* *,e* *e* *e*
ee *a* *e* *,a* *a* *e* *f* *be* *a* *ed* *ea* *ca* *ed* *ce* *.T* *e* GIC *d* *e* *e*
e *c* *a* *e* *f* *a* *e* *d* *e* *e* *e* *d* *.*
 T *e* GIC *a* *a* *a* *a* *e* *a* *a* *e* *a* *e* *ed* *f* *e* *d* *a* *e* *.T* *d* *e* *a* *add* *a*
ea *f* *ee* *a* *e* *be* *a* *ed* *a* *ce* *.*

Note

W 255 *e* GICC *PMR* *a* *a* *e* *e* *a* *e* *ed* *f* *e* *d* *a* *e* *.Tab e 3-1* *a e 3-44*
e *a* *e* *ed* *f* *e* *d* *a* *e* *a* *e* *e* *be* *f* *e* *e* *ed* *b* *.*

3.3.3 Priority grouping

P *e* *e* B *a* P *Re* *e* *,GICC_BPR* *a* *a* *e* *f* *e* *d* *,e*
a *d* *e* *.W* *e* *d* *e* *ee* *,a* *e* *e* *a* *e* *a* *e*
c *d* *ed* *a* *ee* *a* *,e* *a* *d* *e* *f* *e* *b* *.T* *ea* *a* *e* *eca* *be* *e* *e* *ac* *e*
a *e* *ac* *.T* *e* *ac* *e* *a* *a* *e* *P* *ee* *e* *e* *.F* *e* *f* *a* *,ee*
A *P* *R* *, GICC APR* *a e 4-149.*

T *e* GIC *e* *e* *f* *e* *d* *d* *e* *e* *e* *e* *a* *e* *d* *e* *a* *ff* *ce* *ee* *a*
ac *e* *e* *,a* *f* *:*

F *a* *e* *d* *e* *ee* *a* *ac* *e* *e* *,be* *e* *a* *e*
f *e* *ac* *e* *e* *.T* *a* *,e* *a* *e* *f* *e* *f* *e* *e* *be* *e* *a* *e*
a *e* *f* *e* *f* *e* *d* *f* *e* *R* *.*

If *ee* *a* *e* *ac* *e* *e* *e* CPU *e* face, *e* *e* *e* *d* *e* *ca* *be* *a* *ed*
a *ce* *,e* *a* *d* *e* *f* *e* *.*

In each case, the value of the priority field is determined by the value of the priority field in the GICC_BPR register. The value of the priority field in the GICC_BPR register is determined by the value of the priority field in the GICC_BPR register. The value of the priority field in the GICC_BPR register is determined by the value of the priority field in the GICC_BPR register.

Table 3-2 Priority grouping by binary point

Binary point value	Interrupt priority field [7:0]		
	Group priority field	Subpriority field	Field with binary point
0	[7:1]	[0]	.
1	[7:2]	[1:0]	.
2	[7:3]	[2:0]	.
3	[7:4]	[3:0]	.
4	[7:5]	[4:0]	.
5	[7:6]	[5:0]	.
6	[7]	[6:0]	.
7	N/A	[7:0]	.

The value of the priority field is determined by the value of the priority field in the GICC_BPR register. The value of the priority field in the GICC_BPR register is determined by the value of the priority field in the GICC_BPR register. The value of the priority field in the GICC_BPR register is determined by the value of the priority field in the GICC_BPR register.

Table 3-3 Binary point register used to calculate priority grouping

GIC implementation		Condition	
		(Group 0 interrupt) CBPR==1 ^a	(Group 1 interrupt) && CBPR==0
GIC 1	Sec E e b -	-	-
GIC 2	Sec E e	GICC_BPR	GICC_ABPR
GIC	Sec E e	Sec e GICC_BPR	N/A e GICC_BPR ^c

- a. GICC_CTLR.CBPR.N/A e e e d a GIC 1 e e a a d e c d e Sec E e .
b. A GIC 1 e e a Sec E e a e a d e b a e e , GICC_BPR,
a a a e d e e e .
c. F a GIC 2 Sec E e , e GICC_ABPR a d N/A e GICC_BPR a e a e f e a e e e .

We e GICC_CTLR.CBPR b e 1, f a e c a c f e e CPU e face d e e e e
f a G 1 e e a e b a e e a f a G 0 e .
We e e e d e a e e a e , e GIC e e b f e d e e e e
a . We e e e d e a a e e a e b , e GIC
e e c b e e e e IMPLEMENTATION SPECIFIC.

3.3.4 Interrupt generation

The code *E*
GIC.

are 3-64 dec be e e e a f e b e

3.4 The effect of interrupt grouping on interrupt handling

Tecbe effective ad eGIC Sec E e ad .

A GIC 1 e e a a c de eGIC Sec E e , a GIC 2 e e a , de e a f IRQ a d FIQ e ce e e :

T eCPU e face a a e eIRQ e ce e e f G 1 e

S f a eca c f e eCPU e face e e e IRQ FIQ e ce e e f G 0 e .

A e- , a f e a e e , a GIC e e a c f ed e a e e a , a de c bed *GIC* a e 3-51.

T e e a de f ec de c be a GIC a e e e , a f :

GIC

S *GIC* a e 3-50

T a e 3-50

GIC a e 3-51.

3.4.1 GIC interrupt grouping support

Note

I a GIC 1 e e a , e ded a a f e GIC Sec E e .

T e [GICD_IGROUPR](#) e e c f e eac e a G 0 G 1.

I a CPU e face, a GIC 2 e e a , e GICC_* a a e e ca de de e de c f G 0 a d G 1 e e , a [Tab e 3-4](#) .

Table 3-4 CPU interface control of Group 0 and Group 1 interrupts, GICv2

Function	Register, Group 0	Register, Group 1
B a a	GICC_BPR	GICC_ABPR
I e a c e d e	GICC_IAR	GICC_AIAR
EOI	GICC_EOIR	GICC_AEOIR
H e e d e	GICC_HPPIR	GICC_AHPPIR

a. See Tab e 3-3 a e 3-46 f e f a .

I a e e a a c de e GIC Sec E e , e a a e e :
ca e e e a a e f e N - ec ec f e G 0 e e , f e a e [GICC_ABPR](#) a
a a f e N -Sec ec f [GICC_BPR](#)
a e acce b e b Sec e acce e .

If a GIC 1 is present, the GICC_* registers are used to control the GIC 1. If a GIC 2 is present, the GICC_* registers are used to control the GIC 2.

The GICC_* registers are used to control the GICC_* registers.

The GICC_* registers are used to control the GICC_* registers. The GICC_* registers are used to control the GICC_* registers.

Table 3-5 CPU interface Non-secure control of Group 1 interrupts

Function	Non-secure Group 1 control register
Ba	N - ec e GICC_BPR
I e ac ed e	N - ec e GICC_IAR
EOI	N - ec e GICC_EOIR
H e e d e	N - ec e GICC_HPPIR

If a GIC 1 is present, the GICC_* registers are used to control the GIC 1. If a GIC 2 is present, the GICC_* registers are used to control the GIC 2. The GICC_* registers are used to control the GICC_* registers.

If a GIC 1 is present, the GICC_* registers are used to control the GIC 1. The GICC_* registers are used to control the GICC_* registers.

Se a a e e a b e b c e a f G 0 a d G 1 e e c e c e d c e :
b [0], e E a b e b a GIC a d e e , b e c e e E a b e G 0 b ,
a d c e e e G 0 e a e a e d e c e

e E a b e G 1 b added, c e e G 1 e a e a e d e c e .

T e FIQ e b , a c e e e e f a c e a G 0 e e c e e IRQ
FIQ e e e .

T e CBPR b , a c e e [GICC_BPR](#) [GICC_ABPR](#) e d e d e e b e
e e e b G 1 e , e e [G](#) [I](#) [a e 3-57](#).

T e Ac C b , a c e e a e a d f e [GICC_IAR](#), e Sec e [GICC_IAR](#) f e GIC
e e e Sec E e , c a a c e d e a G 1 e . F e f a e e [T](#)
[a e 3-50](#).

Note

A d e c b e d [T](#) [a e 3-50](#), ARM
d e c a e e e Ac C b 1.

If a GIC 2 is present, the GICC_* registers are used to control the GIC 2.

e IRQ a d FIQ b a d a b e b , a c e e e b a IRQ a d FIQ a a e
f a d e d e c e , e e [I](#) , [GIC 2](#) [a e 2-27](#).

T e EOI d e b , a c e e d e a a e d f e d e a c a , e e
[P](#) [a e 3-38](#). If e GIC e e e Sec E e ,
e a a e EOI d e NS a d EOI d e S b a e e e d f N - e c e a d Sec e a c c e e . T
d e d e d e c f e E d f e d e f N - e c e a d Sec e e
a d .

3.4.2 Special interrupt numbers when a GIC supports interrupt grouping

S f f e e ID $a e 3-43$ de c be e e f e ID 1023 d ca e a . T e
 be e GIC a c ec e e e e f ec a e a f :

1020-1021 Re e ed.

1022 U e d f e GIC e .
T e GIC e a e a ce e e a e ac ed e e a f
e f a :
e e ac ed e a ead f [GICC_IAR](#)
e e e d e a G l e
[GICC_CTRLR](#).Ac C e 0
e f e e ff'ce f be a ed e ce .

Note

I e ID 1022 d ca e a e e a G l e f ff c e be
a ed e ce , a be ac ed ed b a ead f e [GICC_AIAR](#), a
e e a a c de e GIC Sec E e , b a ead f e N - ec e
[GICC IAR](#).

We a GIC l e e a , a Sec e f a e a ce
a e ced e e N - ec e f a e a de e e , e e
e a e c .

1023 T a e e ed a ce , e e a e ac ed e, f e e e d
e ffce f be a ed e ce .

O a ce a e , a e f 1022 a d 1023 a e e ID .

3.4.3 The effect of interrupt grouping on interrupt acknowledgement

I a GIC e e a a d e e , e a ce a e a e ,
ac ed e e e b ead e **GICC_IAR**, ee **G** a e 3-37. T ead
f e **GICC_IAR** a a ac ed e e e e d e f e ce e f e ead

I a GIC e e a a e , ARM ec e d e [GICC_CTLR.Ac C](#)

f a GIC 2 e e a :

G a 0 e ac ed ed b a ead f **GICC_IAR**, a Sec e ead f **GICC_IAR** f e
e e a c de e GIC Sec E e

G a 1 e ac ed ed b a ead fGICC_AIAR, a N - ec e ead fGICC_IAR f
e e e a c de e GIC Sec E e

f a GIC 1 e e a :

G a 0 e be ac ed ed b a ead f e Sec e [GICC IAR](#)

G a l e be ac ed ed b a ead fN - ec e [GICC IAR](#).

I eac ca e, e ead be a ac ed e e f e e e d e e CPU e face.

F e f a ab e e e ed f e a d , ee *GIC*
a e 3-48.

If e I e Ac ed e e e acce d e c e d e e - e d e e
CPU e face e :

a ead f GICC_IAR e e e - e d e aG l e e e
e a e 1022

aread f [GICC_AIAR](#) e e e - e d e aG 0 e e e
e a e 1023.

We e [GICC_CTLR.Ac C b](#) e 0, e e e c ec e , e e G 0 e a e a
e a a G 1 e .

We e [GICC_CTLR.Ac C b](#) e 1, aread f [GICC_IAR](#) ac ed e e e - e d
e e CPU e face, e a d e f e e a G 0 a G 1 e . H e e , ARM
de e ca e e f [GICC_CTLR.Ac C](#) , a d ec e d a f a e de e e
[GICC_CTLR.Ac C](#) e 0.

Interrupt acknowledgement with the GIC Security Extensions

T b ec de c be e e e e f ac ed ed e a e a d
e a ce a e e e ARM ce Sec E e c ec ed a GIC CPU e face a
c ded e GIC Sec E e . I c f a :
G 0 e a e Sec e e
G 1 e a e N - ec e e .

T e b ec de c be e a [GICC_CTLR.Ac C](#) e 0, e ec e ded c f a .
If e e e d e a Sec e e , e ce a e a Sec e ead f e
[GICC_IAR](#) ac ed e .

T ac ed e a N - ec e e , e ce ca :
e f a N - ec e ead f e [GICC_IAR](#) e e
a GIC 2 e e a , e f a Sec e ead f e [GICC_AIAR](#) e e .

T ea a, e N - ec e f a e a d a N - ec e e , e ce a e a N - ec e
ead f e [GICC_IAR](#) ac ed e a N - ec e e .

If a ead f e [GICC_IAR](#) d e a c e ec f e e , e [GICC_IAR](#) ead d e ac ed e
a e a d e e a e:
1022 f a Sec e ead e e e e N - ec e
1023 f a N - ec e ead e e e e Sec e.

See [E](#) [GICC_IAR](#) a e 4-136 f e f a .

3.4.4 GIC power on or reset configuration

O e - , a f e a e e , a GIC e e a a e c f ed :
a e a ed G 0
e FIQ e ce e e d ab ed.

T ea a G 0 e a e a ed e IRQ e e e . [F e 3-2](#) a e 3-52
c f a .




Figure 3-2 Reset configuration of a GIC that includes the FIQ exception request

3.5 Interrupt grouping and interrupt prioritization

Make the GIC 0 the .F c a
e e a , ARM ec ed a:

G 0 e a e a a ed a e e e a f f e ed a e a e.
T e e a e c e d e e - e

G 1 e a e a a a ed a e e e a f f e ed a e a e.
T e e a e c e d e e - e

T e e a e e G 1 e f e a a G 0 e .

If e GIC e GIC Sec E e :

T e GIC de Sec e a d N - ec e e f e e e , ee *S*
GIC *S* *E* .

T e be f a e ed c e a e f 16 32.

N - ec e acce e ca ee a f f e ed a e . T e e f e, f e GIC e e 32
a e , N - ec e acce e ee 16 a e .

———— **Note** ————

See *P* *S* *N* - *GIC* a e 1-20 f e def f
Sec e f a e a d Sec e a d N - ec e acce e .

3.5.1 Software views of interrupt priority in a GIC that includes the Security Extensions

We a ce ead e a e fa G 1 e , e GIC e e e e Sec e e N - ec e
e f a a e, de ed e e e acce Sec e N - ec e. T ec de c be e e
f e , a d e e a be ee e .

T e GIC e e a f 32 a d a a f 256 e e . T ea e e 5-8 b f
e 8-b a e f e d *GICD_IPRIORITYR* e e . A f e e e ed b ca be
acce ed b a Sec e acce , a d e e ed - de b f e f e d a e RAZ/WI. *F e 3-3*
e Sec e e fa a e f e d f a e . T e a e ed e D b e a e
e Sec e e .

7	6	5	4	3	2	1	0
H	G	F	E	D	c	b	a

Secure view,
priority value field for any interrupt

Figure 3-3 Secure view of the priority field for any interrupt

I e :

b H-D a e e b a e GIC e e , c e d 32 e e
b c-a a e e b e GIC e e , a a e RAZ/WI f e e ed.
e GIC e e b H-a de e a 256 e e
ARM ec ed a, f a G 1 e , b [7] e 1.

A N - ec e acce ca ee a a e f e d a c e d e N - ec e e f e
F N - ec e acce e , e GIC a f e e e f Sec e acce e . *F e 3-4*
a e 3-54 e N - ec e e fa a e f e d f a G 1 e .

7	6	5	4	3	2	1	0
G	F	E	D	c	b	a	0

Figure 3-4 Non-secure view of the priority field for a Group 1 interrupt

I e :
b G-Dae eb a eGIC e e ,c e d 16 e e
b c-aa e eb eGIC e e , a a eRAZ/WI f e e ed
eGIC e e b G-a de e a 128 e e
b [0] RAZ/WI.

T eN -ec e e fa a ed e e a e ed eD b .Ta e a e
f aN -ec e e a fed,bef e e a e:
e a e - fedb eb
b [7] f e a e e 1.

T a a ea e a ef eG l e e aff e be a e a e,
ea e e eb aff e a e.

A Sec e ead f e a ef a e e e a e ed eD b .F e 3-5
Sec e e f e a efedf aG l e a a ad a efed eb aN -ec e
acce , a ada a e b [7]==1 eb aSec eacce :

	7	6	5	4	3	2	1	0
t,	1	G	F	E	D	c	b	a

Figure 3-5 Secure read of the priority field for a Group 1 interrupt

A Sec e e e a e f e d f a G l e c a e b [7] 0, b ee [R](#)
[a e 3-56](#). If a Sec e e e b [7] 0:

A N - ec e ead e e a e ObGFEDcba0.

A N - ec e eca c a e e a e f e f e d, b a a e a a b [7] e 1 e
D b e f e f e d.


Note

T be a f N - ec e acce e a e e P a e f e d e [GICD_IPRIORITYR](#) :

f e P f e d e [GICC_PMR](#) d a a e b [7] = 0, e e f e d RAZ/WI N - ec e
acce e

f e P f e d e [GICC_RPR](#) d a a e b [7] = 0, e e f e d RAZ N - ec e
ead .

[F e 3-6](#) [a e 3-55](#) e e a be ee e e f e P a e f e d .




a If the priority value was set by a Non-secure write, bit [7] is set to 1 in the Distributor, and a Secure read sees this value. A Secure write to the field can set this bit to 0, see text for how this affects Non-secure accesses to the field.

The priority field for a Group 0 interrupt is RAZ/WI to Non-secure accesses.

Figure 3-6 Relationship between Secure and Non-secure views of interrupt priority fields

F e 3-7 e f a e e f e e e , f Sec e a d N - ec e acce e , e a e
e e a e e d e D b , a d e e a e a a e b e Sec e a d N - ec e acce e .
T f a GIC a e e e a a e f a e .



a All priority values are even (bit [0] == 0) in the view from Non-secure accesses.

b Ranges recommended by ARM. See text for more information, including about cases where these ranges might not be appropriate.

Figure 3-7 Software views of the priorities of Group 1 and Group 0 interrupts

Table 3-6 Effect of not implementing some priority field bits, with GIC Security Extensions

Note

Non-secure view of a Group 1 interrupt

Table 3-6 Effect of not implementing some priority field bits, with GIC Security Extensions

Implemented priority bits, as seen in Secure view	Possible priority field values, for a Group 1 interrupt	
	Secure view	Non-secure view
[7:0]	0xFF-0x00 (255-0), as seen in Secure view	0xFE-0x00 (254-0), as seen in Non-secure view
[7:1]	0xFE-0x00 (254-0), as seen in Secure view	0xFC-0x00 (252-0), as seen in Non-secure view
[7:2]	0xFC-0x00 (252-0), as seen in Secure view	0xF8-0x00 (248-0), as seen in Non-secure view
[7:3]	0xF8-0x00 (248-0), as seen in Secure view	0xF0-0x00 (240-0), as seen in Non-secure view

The effect of not implementing some priority field bits, with GIC Security Extensions, is that the priority field values seen in the Non-secure view are different from the values seen in the Secure view. For example, if the priority field value is 0xFF in the Secure view, it will be 0xFE in the Non-secure view. See [P](#) [GIC S](#) [E](#) [a e 3-60](#) for more details.

For example, if the priority field value is 0xFF in the Secure view, it will be 0xFE in the Non-secure view. See [I](#) [GIC](#) [a e 3-58](#) for more details.

Recommendations for managing priority values

ARM recommends that:

the priority field value 0 is used for the highest priority interrupt.

the priority field value 0 is used for the highest priority interrupt.

The effect of not implementing some priority field bits, with GIC Security Extensions, is that the priority field values seen in the Non-secure view are different from the values seen in the Secure view. For example, if the priority field value is 0xFF in the Secure view, it will be 0xFE in the Non-secure view. See [P](#) [GIC S](#) [E](#) [a e 3-60](#) for more details.

Note

When the GIC is in Secure state, the priority field values seen in the Non-secure view are different from the values seen in the Secure view. For example, if the priority field value is 0xFF in the Secure view, it will be 0xFE in the Non-secure view. See [P](#) [GIC S](#) [E](#) [a e 3-60](#) for more details.

Since the priority field values seen in the Non-secure view are different from the values seen in the Secure view, the priority field values seen in the Non-secure view are different from the values seen in the Secure view. For example, if the priority field value is 0xFF in the Secure view, it will be 0xFE in the Non-secure view. See [P](#) [GIC S](#) [E](#) [a e 3-60](#) for more details.

For example, if the priority field value is 0xFF in the Secure view, it will be 0xFE in the Non-secure view. See [I](#) [GIC](#) [a e 3-58](#) for more details.

For example, if the priority field value is 0xFF in the Secure view, it will be 0xFE in the Non-secure view. See [I](#) [GIC](#) [a e 3-58](#) for more details.

G

G

3.5.2 Control of preemption by Group 1 interrupts

See [P a e 3-45](#) and [P a e 3-45](#) for details on the GIC architecture. When a GIC interrupt is received, the GICD_IIDR register is read to determine the interrupt status. If the interrupt is pending, the GICC_IAR register is read to determine the interrupt priority. The GICC_IAR register contains the interrupt priority value, which is used to determine the interrupt status. If the interrupt is pending and the priority is high, the interrupt is serviced. If the interrupt is pending and the priority is low, the interrupt is not serviced.

Effect of the GIC Security Extensions on control of preemption by Group 1 interrupts

If the GIC is in secure state, the GICC_IAR register is read to determine the interrupt priority. If the GIC is in non-secure state, the GICC_IAR register is read to determine the interrupt priority. The GICC_IAR register contains the interrupt priority value, which is used to determine the interrupt status. If the interrupt is pending and the priority is high, the interrupt is serviced. If the interrupt is pending and the priority is low, the interrupt is not serviced.

3.5.3 The effect of interrupt grouping on priority grouping

When the GIC is in secure state, the GICC_ABPR register is read to determine the interrupt priority. The GICC_ABPR register contains the interrupt priority value, which is used to determine the interrupt status. If the interrupt is pending and the priority is high, the interrupt is serviced. If the interrupt is pending and the priority is low, the interrupt is not serviced.

Note

If GIC 2, the effect of the GICC_ABPR register is not defined. The GICC_ABPR register is read to determine the interrupt priority. The GICC_ABPR register contains the interrupt priority value, which is used to determine the interrupt status.

When the GIC is in non-secure state, the GICC_ABPR register is read to determine the interrupt priority. The GICC_ABPR register contains the interrupt priority value, which is used to determine the interrupt status. If the interrupt is pending and the priority is high, the interrupt is serviced. If the interrupt is pending and the priority is low, the interrupt is not serviced.

The GICC_ABPR register is read to determine the interrupt priority. The GICC_ABPR register contains the interrupt priority value, which is used to determine the interrupt status.

IMPLEMENTATION DEFINED

The GICC_ABPR register is read to determine the interrupt priority. The GICC_ABPR register contains the interrupt priority value, which is used to determine the interrupt status.

[Tab e 3-7](#) shows the GICC_ABPR register value for the GICC_CTLR.CBPR==0.

Table 3-7 Priority grouping for Group 1 interrupts when GICC_CTLR.CBPR==0

GICC_ABPR value	Interrupt priority field [7:0]		
	Group priority field	Subpriority field	Field with binary point ^a
0 ^b	-	-	-.
1	[7:1] ^c	[0]	HGFEDcb.
2	[7:2] ^c	[1:0]	HGFEDc.
3	[7:3] ^c	[2:0]	HGFED.
4	[7:4] ^c	[3:0]	HGFE.
5	[7:5] ^c	[4:0]	HGF.

Table 3-7 Priority grouping for Group 1 interrupts when GICC_CTLR.CBPR==0 (continued)

GICC_ABPR value	Interrupt priority field [7:0]		
	Group priority field	Subpriority field	Field with binary point ^a
6	[7:6] ^c	[5:0]	HG.
7	[7] ^c	[6:0]	H.

a. Gabe a a F e 3-6 a e 3-55.

b. N ed.

c. If a N - ec e e e e a e f e d f a N - ec e e e b [7] 1.

F G 0 e , e be a a de c bed P a e 3-45.

I a GIC e e a a c de e Sec E e , e GICC_CTLR.CBPR == 1:

A N - ec e ead f e GICC_BPR e e a e f e Sec e GICC_BPR, c e e ed b 1, a d a a ed 0b111.

N - ec e e GICC_BPR a e ed

e GICC_ABPR e e ed da .

3.5.4 Interrupt generation when the GIC supports interrupt grouping

T e e d c de E a e 3-64 de c be e

e e a f e b e GIC e e GIC e .

3.6 Additional features of the GIC Security Extensions

T *a e 3-53* de c be a fea e f e GIC Sec E e , e e ca f a GIC l
e e a , e e e ed a a f e GIC Sec E e . T ec
de c be e e fea e f e GIC Sec E e .
S f a e ca de ec f e GIC Sec E e b ead e *GICD_TYPER*.Sec E b , ee
I C T R , GICD T PER a e 4-88.

Note

I ec e fa GIC a e e e GIC Sec E e c ec ed a ce a e e e
ARM Sec E e , G 0 e a e Sec e e , a d G l e a e N - ec e
e . See *S E a e 1-16* f e f a .

I add :

T e ba f e e de de e de c f Sec e a d N - ec e e , ee *E*
GIC S E a e 4-80.

T e N - ec ec f e *GICC_BPR* a a ed a e *GICC_ABPR*. T a Sec e e e , ea
acce beb Sec e acce e .

3.6.1 Access from processors not implementing the ARM Security Extensions

W e c ec a ce a de e ARM Sec E e a GIC a e e e GIC
Sec E e , ca a ce acce e e GIC a e a ed a e e Sec e N - ec e:

F a ce a Sec e acce e :

G T e ce ca c a a ec f e GIC, a d e ef e ca a ec f a c a e a
afec Sec e f a e e ce .

G I a GIC 2 e e a , e ce e Sec e acce e a a ed e e , c a e
GICC_AIAR, ce G l e .

G Beca e GIC l e e a d c de e a a ed e e , f e e e a e
e e ce a e e e de e ca ed *GICC_CTLR*.Ac C b e ab e
G l e be ce ed e a da d CPU e face e e .

F a ce a N - ec e acce e :

G T e ce ca c G 0 e . F e GIC be a ed, e e
e e a c de a ea e ce a ca a e Sec e acce e .

A e e a Sec e ce ef Sec e acce e be a f f a N - ec e
ce . T a e de b e f e GIC e e de a e df e Sec e
ce acce ce -ba ed c e f e e a be e N - ec e ce .

G T e a N - ec e ce c G 0 e , a GIC 2 e e a ca
e e e *GICD_NSACR* e e . A e e a f e e e e a Sec e
ce e e e f N - ec e acce e f a a c a ce c e a ec
f e e a f e G 0 SGI a d SPI .

G A GIC e e a ca c f e e *GICD_IGROUPR* e e a e a e a e G
l e e . ee *GICD IGRO PR0 a e 4-92* f e f a .

3.6.2 The effect of the GIC Security Extensions on priority masking

T ec de c be e GIC Sec E e c a e e f a e *P*
a e 3-45.

3.6.3 Priority management and the GIC Security Extensions

Note

Se e fa Sec e e e e a f f e a e de a f
ec a ac , c a de a f e ce. Sec e f a e c de e b fa ac f d
bef e e a Sec e e a a e e a e b e N - ec e f a e.
T e GIC a c ec e d e e e a ce e e e e a e c e ef a a
e

3.7 Pseudocode details of interrupt handling and prioritization

```

T e f          e c          d e e d c d e d e c          f e          a d          a d          a ,          a d
e GIC Sec      E e          , a d d e c b e e a c c e e          e e          e          a c          a          a e          a
e e          e GIC Sec      E e          :

G
E
T          GIC S          E          a e 3-64          a e 3-66.

```

3.7.1 General helper functions and definitions

```

T e f          e d c d e          d e e e f c          a d d e f          e d e e          e e          e GIC          e d c d e:

// Hel per  functions
// =====

Signal FIQ(boolean next_fiq, integer cpu_id) // Signals an interrupt on the FIQ input to the
                                              // processor, according to the value of next_fiq.

Signal IRQ(boolean next_irq, integer cpu_id) // Signals an interrupt on the IRQ input to the
                                              // processor, according to the value of next_irq.

boolean IsGrp0Int(integer InterruptID, cpu_id)
                                              // Returns TRUE if the field in the GICD_IGROUPRn
                                              // register associated with the argument InterruptID
                                              // is set to 0, indicating that the interrupt is
                                              // configured as a Group 0 interrupt.

boolean IsEnabled(integer InterruptID, cpu_id)
                                              // Returns TRUE if the interrupt specified by the
                                              // argument InterruptID is enabled in the associated
                                              // GICD_ISENABLERn or GICD_ICENABLERn register.

bits(3) SGI_CpuID(integer InterruptID, cpu_id)
                                              // Returns the ID of a source CPU for a pending interrupt
                                              // with the given interruptID targeting the current
                                              // CPU. If there are multiple source CPUs, the one
                                              // chosen is IMPLEMENTATION SPECIFIC.

bits(8) ReadGICD_I_TARGETSR(integer InterruptID, cpu_id)
                                              // Returns an 8-bit field specifying which CPUs should
                                              // receive the interrupt specified by argument InterruptID.

boolean AnyActiveInterrupts(integer cpu_id) // Returns TRUE if any interrupts are active on this
                                              // processor.

bits(8) ReadGICD_IPRIORITYR(integer InterruptID, cpu_id)
                                              // Returns the 8-bit priority field from the
                                              // GICD_IPRIORITYR associated with the argument InterruptID.

WriteGICD_IPRIORITYR(integer InterruptID, cpu_id, bits(8) Value)
                                              // Updates the priority field in the GICD_IPRIORITYR
                                              // associated with the argument InterruptID with the 8-bit
                                              // Value.

IgnoreWriteRequest()                       // Ignore the register write request (no operation).

AcknowledgeInterrupt(integer InterruptID, cpu_id)
                                              // Set the active state and attempt to clear the pending
                                              // state for the interrupt associated with the argument
                                              // InterruptID

// Global  variables
// =====

integer cpu_id                             // An identifier for a specific CPU Interface. The value of this

```

3 Interrupt Handling and Prioritization

3.7 Pseudocode details of interrupt handling and prioritization

```
// variable has implicit effects on which CPU interface register,
// CPU interface signal or banked version of a Distributor
// register is accessed.

boolean NS_access // current GIC access state:
// TRUE: Non-secure
// FALSE: Secure.

// NOTE: Architected registers are considered global variables identified
// by their architecture mnemonic, and as such are not declared here.

// global constants
// =====

integer MINIMUM_BINARY_POINT // A minimum binary point value of 0, 1, 2 or 3,
// this is an IMPLEMENTATION DEFINED value.
// NOTE: min. value is the SECURE value where supported

boolean IGNORE_GROUP_ENABLE // IMPLEMENTATION DEFINED boolean that determines whether the
// highest priority pending interrupt is masked by the distributor
// enable BEFORE or AFTER prioritisation:
//
// BEFORE prioritisation Value = FALSE
// AFTER prioritisation Value = TRUE

boolean GICC_MASK_HPPIR // IMPLEMENTATION DEFINED boolean that determines whether a read
// of GICC_HPPIR returns a spurious interrupt for pending
// interrupts disabled by GICC_CTLR.EnableGrp{0,1} == '0'

bits(8) P_MASK // IMPLEMENTATION DEFINED mask of valid priority bits:
// Consists of an 8-bit field where the top N bits are set to 1,
// where N is the number of priority bits implemented.
// For systems without the Security Extensions, supported
// values are 0xF0, 0xF8, 0xFC, 0xFE and 0xFF.
// For systems with the Security Extensions, supported
// values are 0xF8, 0xFC, 0xFE and 0xFF.

// PriorityHigher()
// =====

boolean PriorityHigher(bits(8) pr1, bits(8) pr2)
    return UInt(pr1) < UInt(pr2); // Lower number represents higher priority.

// GIC_PriorityMask()
// =====

// NOTE: where the Security Extensions are not supported, NS_mask = '0'

bits(8) GIC_PriorityMask(integer n, bit NS_mask) // Calculate the Binary Point (group) mask.
    assert n >= 0 && n <= 7; // Range check for the priority mask.

    if NS_mask == '1' then // Mask generation for a secure GIC access.
        n = n - 1;

        // CHECK:
        if n < MINIMUM_BINARY_POINT then // Saturate n on the minimum value supported; range 0-3
            n = MINIMUM_BINARY_POINT; // NOTE: min. value is the SECURE value where supported

        mask = '1111111100000000' <14-n:7-n>; // Generate the 8-bit group priority mask.
        return mask;

// boolean IsPending()
// =====
//
// Returns TRUE if the interrupt specified by argument interruptID
// is pending for the CPU specified by argument cpuID
//
```

```

boolean IsPending(integer interruptID, integer cpuID)
    pending = FALSE;

    target_cpus = ReadGICD_I_TARGETSR(interruptID);

    if PEND && !ACTIVE(interruptID) && target_cpus<cpuID> == '1' then
        pending = TRUE;

    return pending;

// HighestPriorityPendingInterrupt()
// =====
//
// Returns the ID of the highest priority interrupt that is pending and enabled.
// Otherwise, returns 1023 (i.e. a spurious interrupt)
//
// In implementations where interrupts are masked by the distributor group enable bits AFTER
// prioritisation (i.e. IGNORE_GROUP_ENABLE is TRUE), this function may return the ID of a pending
// interrupt in a disabled group even though there is a (lower priority) pending interrupt that is
// fully enabled (i.e. enabled in GICD_IENABLER and the appropriate group enable bit is '1' in
// GICD_CTLR). This is a helper function only and does not explain the full effect of GICC_HPPIR.
// The value returned by a read of GICC_HPPIR is explained in the pseudocode provided with the
// register description.

bits(10) HighestPriorityPendingInterrupt(integer cpu_id)

    num_interrupts = 32 * (UInt(GICD_TYPER<4:0>) + 1); // Work out how many interrupts are supported

    hppi = 1023; // Set initial ID to be no interrupt pending

    for intID = 0 to num_interrupts - 1
        group_enabled = ( IsGrp0Int(intID) && (GICD_CTLR.EnableGrp0 == '1')) ||
                        (!IsGrp0Int(intID) && (GICD_CTLR.EnableGrp1 == '1'));

        if IsPending(intID, cpu_id) && IsEnabled(intID) then
            if group_enabled || IGNORE_GROUP_ENABLE then
                if PriorityHigher(ReadGICD_IPRIORITYR(intID), ReadGICD_IPRIORITYR(hppi)) then
                    hppi = intID;

    return(hppi);

```

3.7.2 Exception generation pseudocode

I e , a d e GIC Sec E e , a e e e ce e e a de f ca e
c ca ed:

E , de c be e ce e e a b a GIC
e e a a e , a d c de e Sec E e

E , a e 3-65 de c be e
f ed e ce e e a de f a GIC e e a a d e e

Exception generation pseudocode, with interrupt grouping

```

// GenerateExceptions()
// =====
//

GIC_GenerateExceptions(
    boolean systemFIQ,
    boolean systemIRQ)

while TRUE do // Loop continuously.
    cpu_count = UInt(GICD_TYPER<7:5>) + 1; // Determine the number of CPU interfaces.

    for cpu_id = 0 to cpu_count - 1 // Loop though CPU interfaces. The iterations of
                                    // this loop are permitted to occur in parallel.

        (next_int, next_grp0) = UpdateExceptionState(cpu_id); // Returns pending interrupts, masked
                                                                // by distributor enables but not cpu i/f enables

        irq_wake = FALSE; // IRQ wake up signal to power management, if required
        fiq_wake = FALSE; // FIQ wake up signal to power management, if required

        cpu_irq = FALSE; // IRQ signal to CPU
        cpu_fiq = FALSE; // FIQ signal to CPU

        if (next_int) then
            if (next_grp0 && GICC_CTLR[cpu_id].FIQEn == '1') then
                fiq_wake = TRUE;
                if (GICC_CTLR[cpu_id].EnableGrp0 == '1') then
                    cpu_fiq = TRUE;
            else
                irq_wake = TRUE;
                if (next_grp0 && GICC_CTLR[cpu_id].EnableGrp0 == '1' ||
                    !next_grp0 && GICC_CTLR[cpu_id].EnableGrp1 == '1')
                then
                    cpu_irq = TRUE;

// Optional bypass logic
//
if GICC_CTLR[cpu_id].EnableGrp0 == '0' || GICC_CTLR[cpu_id].FIQEn == '0'
then
    if GICC_CTLR[cpu_id].FIQBypDisGrp0 == '0' ||
        (GICC_CTLR[cpu_id].FIQBypDisGrp1 == '0' && GICC_CTLR[cpu_id].FIQEn == '0')
    then
        cpu_fiq = systemFIQ; // Set FIQ to bypass

if GICC_CTLR[cpu_id].EnableGrp1 == '0' &&
    (GICC_CTLR[cpu_id].EnableGrp0 == '0' || GICC_CTLR[cpu_id].FIQEn == '1')
then
    if GICC_CTLR[cpu_id].IRQBypDisGrp1 == '0' ||
        (GICC_CTLR[cpu_id].IRQBypDisGrp0 == '0' && GICC_CTLR[cpu_id].FIQEn == '1')
    then
        cpu_irq = systemIRQ; // Set IRQ to bypass

```



```
//
// End, optional bypass logic

SignalFIQ(cpu_fiq, cpu_id);           // Update driven status of FIQ.
SignalIRQ(cpu_irq, cpu_id);          // Update driven status of IRQ.

// UpdateExceptionState()
// =====
//

(boolean, boolean) UpdateExceptionState(integer cpu_id)

    sbp = UInt(GICC_BPR[cpu_id]<2:0>);           // Secure version of this register.
    nsbp = UInt(GICC_ABPR[cpu_id]<2:0>);

    next_int = FALSE;
    next_grp0 = FALSE;

    intID = HighestPriorityPendingInterrupt(cpu_id); // Establish the ID of the highest pending
                                                    // interrupt on the this CPU interface.

    if PriorityHigher(ReadGICD_IPRIORITYR(intID), GICC_PMR[cpu_id]<7:0> &&
        IsPending(intID, cpu_id)
    then
        smask = GIC_PriorityMask(sbp, '0');
        if GICC_CTLR[cpu_id].CBPR == '1' then
            nsmask = smask;
        else
            nsmask = GIC_PriorityMask(nsbp, '1');

        if IsGrp0Int(intID) &&                               // Highest pending interrupt is secure
            (GICD_CTLR.EnableGrp0 == '1')                   // and secure interrupts are enabled
        then
            if !AnyActiveInterrupts() ||
                PriorityHigher(ReadGICD_IPRIORITYR(intID), GICC_RPR[cpu_id]<7:0> AND smask)
            then
                next_int = TRUE;
                next_grp0 = TRUE;
        else
            if (!IsGrp0Int(intID)) &&                               // Highest pending interrupt is non-secure
                (GICD_CTLR.EnableGrp1 == '1')                   // and non-secure interrupts are enabled
            then
                if !AnyActiveInterrupts() ||
                    PriorityHigher(ReadGICD_IPRIORITYR(intID), GICC_RPR[cpu_id]<7:0> AND nsmask)
                then
                    next_int = TRUE;
                    next_grp0 = FALSE;

    return(next_int, next_grp0);
```

Exception generation pseudocode, when interrupt grouping is not supported

```
T ef      e d c d e d c b e      e c e      a e e e a e d b a GIC a d e      e
. T      e a      a      e      a GIC 1      e e a      a d e      c d e e Sec      E e      .

// GenerateExceptions()
// =====
//

GIC_GenerateExceptions()
    while TRUE do                                           // Loop continuously.
        cpu_count = UInt(GICD_TYPER<7:5>) + 1;           // Determine the number of CPU interfaces.

        for cpu_id = 0 to cpu_count - 1                     // Loop though CPU interfaces. The iterations of
                                                            // this loop are permitted to occur in parallel.
            next_irq = UpdateExceptionState(cpu_id);
```

```

Signal IRQ(next_irq, cpu_id); // Update driven status of IRQ.

// UpdateExceptionState()
// =====
//

boolean UpdateExceptionState(integer cpu_id)

    next_irq = FALSE;

    intID = HighestPriorityPendingInterrupt(cpu_id); // Establish the ID of the highest pending
                                                    // interrupt on the this CPU interface.

    if PriorityHigher(ReadGICD_IPRIORITYR(intID), GICC_PMR[cpu_id]<7:0>) &&
        IsPending(intID, cpu_id)
    then
        if GICD_CTLR.Enable == '1' && GICC_CTLR.Enable == '1' then
            mask = GIC_PriorityMask(GICC_BPR[cpu_id]<2:0>, '0');

            if !AnyActiveInterrupts() ||
                PriorityHigher(ReadGICD_IPRIORITYR(intID), GICC_RPR[cpu_id]<7:0> AND mask)
            then
                next_irq = TRUE;

    return(next_irq);

```

3.7.3 The effect of the GIC Security Extensions on accesses to prioritization registers

The GIC Security Extensions can be enabled or disabled. See the following table for the effect of the GIC Security Extensions on accesses to prioritization registers:

<i>I</i>	<i>P</i>	<i>R</i>	, <i>GICD_IPRIORITYR</i>	see 4-104
<i>I</i>	<i>P</i>	<i>M</i>	<i>R</i> , <i>GICC_PMR</i>	see 4-131
<i>B</i>	<i>P</i>	<i>R</i>	, <i>GICC_BPR</i>	see 4-133
<i>I</i>	<i>A</i>	<i>R</i>	, <i>GICC_IAR</i>	see 4-135
<i>R</i>	<i>P</i>	<i>R</i>	, <i>GICC_RPR</i>	see 4-142
<i>H</i>	<i>P</i>	<i>P</i>	<i>I</i> , <i>GICC_HPPIR</i>	see 4-143.

See *N -* *G 0* *see 4-81* for effect.

3.8 The effect of the Virtualization Extensions on interrupt handling

In the event of a virtualization extension, the effect of the GIC is that the virtualization extensions are not effective. See [Chapter 5 GIC](#) for further details. The GIC is a virtualization extension.

3.9 Example GIC usage models

ARM ce a e e e ARM 7-A ARM 7-R ac ec e f e e e
a , nIRQ a d nFIQ, eac a a ca ed e ce a d ce de:

A e a IRQ e e e e a e a IRQ e ce . B defa , a e IRQ de, a d a e
e ce a b e e IRQ e ce .

A e a FIQ e e e e a e a FIQ e ce . B defa , a e FIQ de, a d a e
e ce a b FIQ a d IRQ e ce .

T e f ec de c be d ffe e GIC a e de , a ee ec f c e e e e :
IRQ FIQ N - S
S IRQ FIQ S E a e 3-70.
S IRQ FIQ a e 3-71.

A f e e a e de e a e e e a d a e e e a F e 3-8, a GIC a
G 0 a d G 1 e .




Figure 3-8 Generic GIC usage model

I eac a e de, f a e e e GICD_IGROUPR e e a e e , a ed
e ce e IRQ a d FIQ e e e .

————— **Note** —————
T e a e de de c bed S IRQ FIQ a e 3-71 a
e e e GIC e e e GIC V a a E e .

3.9.1 Using IRQs and FIQs to provide Non-secure and Secure interrupts

F e 3-9 a e 3-69 a e a e e e GIC Sec E e , c e ced a ce a
e e e ARM ce Sec E e . T e e a :
e G 0 e a Sec e e , a ed a FIQ
e G 1 e a N - ec e e , a ed a IRQ .

T ea a, e ce , FIQ e a e e e ed N - ec e f a e, a d IRQ e a e
e e ed Sec e f a e.




Figure 3-9 Using the GIC to route Secure and Non-secure interrupts

Note

The GICD_IGROUP0 and GICD_IGROUP1 registers are used to route Secure and Non-secure interrupts. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

Controlling Secure and Non-secure interrupts independently

The GICD_IGROUP0 and GICD_IGROUP1 registers are used to route Secure and Non-secure interrupts. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

On a GICv3, the GICD_IGROUP0 and GICD_IGROUP1 registers are used to route Secure and Non-secure interrupts. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ. The GICD_IGROUP0 register is used to route Secure interrupts to the FIQ, and the GICD_IGROUP1 register is used to route Non-secure interrupts to the IRQ.

GICD registers. The GICC_CTLR.CBPR bit, a GICD register, enables the GICC_BPR.

3.9.3 Supporting IRQs and FIQs in a virtualized processor environment

Figure 3-11 and Figure 3-72 show the architecture of the GIC, which is a virtualized processor environment. The GIC is a virtualized processor environment.

See Figure 3-11:

GICD registers. The GICC_CTLR.CBPR bit, a GICD register, enables the GICC_BPR.

The GICD registers are divided into two parts: *IRQ* and *FIQ*. The *IRQ* part is used for handling interrupts, and the *FIQ* part is used for handling fast interrupts.

See Figure 3-68:

GICD registers. The GICC_CTLR.CBPR bit, a GICD register, enables the GICC_BPR.




Figure 3-11 Using the GIC in a virtualized system

W e e GIC a a IRQ e ce , e e ed H de. T e e de e e
e e e e f e f, f a G e OS. If f a G e OS de e e :

c G e OS a d e e e
e e a G e OS a c f e d e e a a FIQ a a IRQ
e e , b a e d e c f a b e a e G e OS.

If $e \in e$, $a \in e$, $e \in G$, OS , $e \in e$, $da \in e$, $e \in L$, $e \in e$, add $e \in e$ to e .

Note

O ece a IRQ a ca be a ded b e c e G e OS, e e ca e e :
a fe c a G e OS a ca a de e e
a e e a e d , a a f e a ed c e f e a a e G e OS.

A e ca a e e e a ca be a d ed b e a e G e OS, a d e e a
be ed a ec f c G e OS.

A G e O S a d e a a e e a c a d a d e e c e d c a e . T e G e
O S c a d e e c a a d a a e a e a a c a e .

Programmers' Model

T	c a e de c be e D	b	a d CPU e face e e . I c a e f	ec :
<i>A</i>			a e 4-74	
<i>E</i>	<i>GIC S</i>	<i>E</i>		a e 4-80
<i>D</i>			a e 4-84	
<i>CP</i>			a e 4-124	
<i>P</i>		<i>GIC</i>	a e 4-155.	

Table 4-1 Distributor register map

Offset	Name	Type	Reset ^a	Description
0x000	GICD_CTLR	RW	0x00000000	D b C Re e
0x004	GICD_TYPER	RO	IMPLEMENTATION DEFINED	I e C e T e Re e
0x008	GICD_IIDR	RO	IMPLEMENTATION DEFINED	D b I e e e Ide f ca Re e
0x00C-0x01C	-	-	-	Re e ed
0x020-0x03C	-	-	-	IMPLEMENTATION DEFINED e e
0x040-0x07C	-	-	-	Re e ed
0x080	GICD_IGROUPR^b	RW	IMPLEMENTATION DEFINED ^c	I e G Re e
0x084-0x0FC			0x00000000	
0x100-0x17C	GICD_ISENABLER	RW	IMPLEMENTATION DEFINED	I e Se -E ab e Re e
0x180-0x1FC	GICD_ICENABLER	RW	IMPLEMENTATION DEFINED	I e C ea -E ab e Re e
0x200-0x27C	GICD_ISPENDR	RW	0x00000000	I e Se -Pe d Re e
0x280-0x2FC	GICD_ICPENDR	RW	0x00000000	I e C ea -Pe d Re e
0x300-0x37C	GICD_ISACTIVER^d	RW	0x00000000	GIC 2 I e Se -Ac e Re e
0x380-0x3FC	GICD_ICACTIVER^e	RW	0x00000000	I e C ea -Ac e Re e
0x400-0x7F8	GICD_IPRIORITYR	RW	0x00000000	I e P Re e
0x7FC	-	-	-	Re e ed
0x800-0x81C	GICD_ITARGETSR	RO ^f	IMPLEMENTATION DEFINED	I e P ce Ta e Re e
0x820-0xBF8		RW ^f	0x00000000	
0xBFC	-	-	-	Re e ed
0xC00-0xCFC	GICD_ICFGR	RW	IMPLEMENTATION DEFINED	I e C f a Re e
0xD00-0xDFC	-	-	-	IMPLEMENTATION DEFINED e e
0xE00-0xEFC	GICD_NSACR^e	RW	0x00000000	N - ec e Acce C Re e , a
0xF00	GICD_SGIR	WO	-	S f a e Ge e a ed I e Re e
0xF04-0xF0C	-	-	-	Re e ed
0xF10-0xF1C	GICD_CPENDSGIR^e	RW	0x00000000	SGI C ea -Pe d Re e
0xF20-0xF2C	GICD_SPENDSGIR^e	RW	0x00000000	SGI Se -Pe d Re e
0xF30-0xFCC	-	-	-	Re e ed
0xFD0-0xFFC	-	RO	IMPLEMENTATION DEFINED	<i>I</i> a e 4-119

- a. F de a fa e c a a e e e a e f IMPLEMENTATION DEFINED ca e ee ea a e e de c .
- b. I a GIC l e e a , ee f e GIC e e e GIC Sec E e , e e RAZ/WI.
- c. F e f a ee [GICD IGRO PRO](#) [a e 4-92](#).
- d. I GIC l, e e a e e Ac e B Re e , ICDABR . T e e e e a e RO.

- e. GIC 2 .
f. I a ce e e a , e e e e a e RAZ/WI.

4.1.3 CPU interface register map

Tab e 4-2 e CPU e face e e a . Add e ff e a e e a e e CP
def ed b e e e a . A GIC e e a e 32-b de. Re e ed e e add e e a e RAZ/WI.
F a ce e e a , e GIC e e a e f CPU e face e e f eac CPU e face.
ARM ec e d a eac ce a e a e CPU e face ba e add e f e CPU e face a
c ec e GIC. T e a e CPU e face ba e add e f a ce . I IMPLEMENTATION
DEFINED e e a ce ca acce e CPU e face e e f e ce e e .

Note

F e f a ab :
e e e added b e GIC V a a E e , ee C a e 5 GIC S
e ac e e a e , ee A e d B R N .

Table 4-2 CPU interface register map

Offset	Name	Type	Reset	Description
0x0000	GICC_CTLR	RW	0x00000000	CPU I e face C Re e
0x0004	GICC_PMR	RW	0x00000000	I e P Ma Re e
0x0008	GICC_BPR	RW	0x00000000 ^a	B a P Re e
0x000C	GICC_IAR	RO	0x000003FF	I e Ac ed e Re e
0x0010	GICC_EOIR	WO	-	E d f I e Re e
0x0014	GICC_RPR	RO	0x000000FF	R P Re e
0x0018	GICC_HPPIR	RO	0x000003FF	H e P Pe d I e Re e
0x001C	GICC_ABPR ^b	RW	0x00000000 ^a	A a ed B a P Re e
0x0020	GICC_AIAR ^c	RO	0x000003FF	A a ed I e Ac ed e Re e
0x0024	GICC_AEOIR ^c	WO	-	A a ed E d f I e Re e
0x0028	GICC_AHPPIR ^c	RO	0x000003FF	A a ed H e P Pe d I e Re e
0x002C-0x003C	-	-	-	Re e ed
0x0040-0x00CF	-	-	-	IMPLEMENTATION DEFINED e e
0x00D0-0x00DC	GICC_APR ^c	RW	0x00000000	Ac e P e Re e
0x00E0-0x00EC	GICC_NSAPR ^c	RW	0x00000000	N - ec e Ac e P e Re e
0x00ED-0x00F8	-	-	-	Re e ed
0x00FC	GICC_IIDR	RO	IMPLEMENTATION DEFINED	CPU I e face I de f ca Re e
0x1000	GICC_DIR ^c	WO	-	Deac a e I e Re e

a. See e e e de c f e f a .

b. P e e GIC 1 f e GIC e e e GIC Sec E e . A a e e GIC 2.

c. GIC 2 .

e GICC_CTLR.E ab eG 1 b c e a fG 1 e b e CPU e face e
ce .

F eD b :

If e GICD_CTLR.E ab eG 0 a d GICD_CTLR.E ab eG 1 b a e b 0:

G eD b d e f a d e d e e CPU e face

G IMPLEMENTATION DEFINED e e a ed e- eed e a e e e e
e d a e.

G ead f GICC_IAR, GICC_AIAR, GICC_HPIR, GICC_AHPIR e a e ID

G f a e ca ead e eD b e e

G IMPLEMENTATION DEFINED e e SGI ca be e e d GICD_SGIR

If e e, b b , f e GICD_CTLR.E ab eG 0 a d GICD_CTLR.E ab eG 1 b e 1, a d
e e e d e e d abed , eD b d e f a d a e d
e e CPU e face . A IMPLEMENTATION DEFINED, a e e f
ca e :

G GICC_CTLR.E ab eG 0 e 0 a d GICD_CTLR.E ab eG 1 e 1, a d e e
e d e 0

G GICC_CTLR.E ab eG 0 e 1 a d GICD_CTLR.E ab eG 1 e 0, a d e e
e d e 1.

I a e e a a c de e GIC Sec E e , ea a , ca e e e e a e
G 1 e a e a eG 0 e , bef N - ec e f a e
de e ce Sec e f a e, b cea e GICC_CTLR.E ab eG 1 b . T e e , ARM
ec e d a a G 0 e a e a e d a e a a G 1 e .

I add , e e Sec e f a e f de e ce N - ec e f a e, Sec e f a e
e e a e GICC_CTLR.E ab eG 1 e 1, e e GICC_CTLR.E ab eG 0 a e 1,
a e e a e e d G 0 e .

See [R](#) a e 3-56 f e f a .

F a CPU e face, e GICC_CTLR.Ac C == 0:

W e GICC_CTLR.E ab eG 0 == 0

G G 0 e f a ded f eD b a e aed e ce

G a ead f GICC_IAR e a e ID

W e GICC_CTLR.E ab eG 0 == 1, G 0 e f a ded f eD b a e aed e
ce .

W e GICC_CTLR.E ab eG 1 == 0

G G 1 e f a ded f eD b a e aed e ce

G a ead f GICC_AIAR e a e ID

W e GICC_CTLR.E ab eG 1 == 1, G 1 e f a ded f eD b a e aed e
ce

f e e GICC_CTLR.E ab eG 0 GICC_CTLR.E ab eG 1 e 0, a d e e a e d e
f ff'c e e d abed , IMPLEMENTATION DEFINED e e a ead f GICC_HPIR
e e ID f a e , a e ID.

F a CPU e face, e GICC_CTLR.Ac C == 1:

W e GICC_CTLR.E ab eG 1 == 0, a N - ec e ead f GICC_IAR e a e ID

W e GICC_CTLR.E ab eG 0 == 0:

G f GICC_CTLR.E ab eG 1 == 0, a Sec e ead f GICC_AIAR e a e ID

G If `GICC_CTLR.E ab eG 1 == 1`, `G 0 e a e e d a d GICC_IAR be a e a GICC_AIAR`

W e `GICC_CTLR.E ab eG 1 == 0`, a Sec e ead f `GICC_AIAR a a e a e ID`

f e e `GICC_CTLR.E ab eG 0 GICC_CTLR.E ab eG 1 e 0`, a d e e a e d e
f ff c e e d ab ed , IMPLEMENTATION DEFINED e e a ead f `GICC_HPPIR`
e e ID f a e , a e ID.

———— **Note** ————

ARM de eca e e f `GICC_CTLR.Ac C` , a d ec e d a f a e de e e
`GICC_CTLR.Ac C e 0`.

Implementations that do not support interrupt grouping

———— **Note** ————

T e e e a a d e a e GIC 1 e e a a d c de e
GIC Sec E e .

I a GIC a d e e :

e `GICD_CTLR.E ab e b c` e f a d f e f e D b e CPU e face
e `GICC_CTLR.E ab e b c` e a f e b e CPU e face e c ec ed
ce .

F e D b :

W e `GICD_CTLR.E ab e e 1`, e D b f a d e e e d e f eac
CPU e face, b ec e a e .

W e `GICD_CTLR.E ab e e 0`:

G e D b d e f a d e d e e CPU e face

G IMPLEMENTATION DEFINED e e a ed e- e ed e a e e e e
e d a e.

G ead f `GICC_IAR`, `GICC_AIAR`, `GICC_HPPIR`, `GICC_AHPPIR` e a e ID

G f a eca ead e e D b e e

G IMPLEMENTATION DEFINED e e SGI ca be e e d `GICD_SGIR`.

F a CPU e face:

W e `GICC_CTLR.E ab e e 1`, e e e d e f a ded f e D b
e CPU e face a ed e c ec ed ce

W e `GICC_CTLR.E ab e e 0`:

G a e d e f a ded f e D b a e a ed e ce

G f a eca ead e e CPU e face e e

G a ead f e `GICC_IAR` e a e ID

G f e D b f a d a e e CPU e face, a e e face ca a
beca e `GICC_CTLR.E ab e e 0`, IMPLEMENTATION DEFINED e e a ead f
`GICC_HPPIR` e e ID f a e , a e ID.

———— **Note** ————

T e E ab eG 1 b e N - ec e c e f e `GICD_CTLR` a d `GICC_CTLR` e e a e eca ed 0
e e . T ea a f a eca a e D b a d CPU e face e e bef e e ab e GIC.

See [D C R](#) , [GICD_CTLR](#) a e 4-85 a d [CP I C R](#) , [GICC_CTLR](#)
a e 4-125 f e f a .

4.2 Effect of the GIC Security Extensions on the programmers' model

————— **Note** —————
F a e e f e GIC Sec E e , ee *S* *E* a e 1-16.

Table 4-3 Registers implemented differently when the GIC includes the GIC Security Extensions (continued)

Register	Type	Description	Effect
GICD_SGIR	C	Software Generated Interrupt Register	Add NSATTb
GICC_CTLR	Banded	CPU Interface Control Register	Reserved ^a
GICC_BPR	Banded	Banked Priority Register	Reserved ^a
GICC_ABPR	Secure	Banked Banked Priority Register	Secure
GICC_AIAR	Secure	Active Interface Register	Secure
GICC_AEOIR	Secure	Active End of Interrupt Register	Secure
GICC_AHPPIR	Secure	Active High Priority Pending Interrupt Register	Secure
GICC_NSAPR	Secure	Non-secure Active Pending Interrupt Register	Secure

^a. For fields, see [R](#) [a e 4-77](#).

The effective field addressable effective GIC Secure E e e GIC
address:
 $N - C$ $G 0$
[a e 4-82](#).

4.2.1 Non-secure access to register fields for Group 0 interrupt priorities

[P](#) [S](#) [N -](#) [GIC](#) [a e 1-20](#) de def f Sec e
field Secure Non-secure access.

The GIC Secure E e e e f G 0 e a Sec e e , a d G 1 e a
Non-secure e e . The a e e e f e d a c a e d G 0 e a e RAZ/WI
Non-secure access, add :

Non-secure access to a priority field in the [GICD_IPRIORITYRn](#)

If e f e d c e d a G 1 e , e a c c e e a e a d e f e d b e
Non-secure e e f e , e e [S](#) [GIC](#)
[S](#) [E](#) [a e 3-53](#).

Non-secure access to the [GICC_PMR](#) and [GICC_RPR](#)

If e c e a a e e a e 0x00-0x7F:
G a e a d a c c e e e a e 0x00
G e GIC e a e a c c e e [GICC_PMR](#).
If e c e a a e e a e 0x80-0xFF:
G A e a d a c c e e e N - e c e e f e c e a e .
G A e a c c e e [GICC_PMR](#) c c e e d , b a e d e N - e c e e f e
a a e e e e e . T e a a N - e c e e c a e
a a a e e a e 0x00-0x7F.

The e d c d e [T](#) [GIC S](#) [E](#) [a e 3-66](#)
e c b e a c c e e e [GICD_IPRIORITYR](#) , [GICC_PMR](#) , a d [GICC_RPR](#) e e GIC e e e
Sec E e .

4.2.2 Configuration lockdown

A GIC `eeaaacde` eGIC Sec `Ee` ca `ee c f a c d` .T
`de ac` `aa e e ca a e` `ee` `ea cce` :
`ee e fed c` `ac f ed a e f` SPI, `e` `e SPI a e c f ed a G` 0
`e`
`ec f a e e` .
We `ec` `aa e ed`, `ea ffe c d e e a e d e c b e d a b e` .
L c d `c` `ed b a ac e` HIGH d abe `a`, **CFGSDISABLE**.T a , `e e a e`
CFGSDISABLE HIGH d abe `ea cce` `ee e fed a d e e` .
T e SPI `a ca b e c e d d` `a e ca ed` *SPI* (LSPI).T e `b e f` LSPI IMPLEMENTATION
DEFINED, `b e e 0 a d 31`:

If eGIC `a` LSPI `e e f` `b e` LSPI a I e ID 32
T e [GICD_TYPER](#).LSPI `f e d d e f e e a` `b e f` LSPI .If [GICD_TYPER](#).LSPI `ea e`
`a 0 e e` `b e` LSPI `a e e` ID 32 (31+([GICD_TYPER](#).LSPI)).

————— **Note** —————
[GICD_TYPER](#).LSPI `def e e a e f` `b e` LSPI .T eGIC `a e e`
`a e`.

If [GICD_TYPER](#).LSPI `0 c d` `ed`.T `ea f a e ca c d a c e e`
`f e` GIC d e `e e a` LSPI .
We `e SPI c` `f e d a d c f a` `e e a e c e d d` , `e GIC e e` `ea cce e` :
T e `E a b e G 0 b f e` Sec `ec` `f` [GICD_CTLR](#).
T e f `b` `e` Sec `ec` `f` [GICC_CTLR](#):

- G `EOI deS`
- G `IRQB D G 0`
- G `FIQB D G 0`
- G `CBPR`
- G `FIQE`
- G `Ac C`
- G `E a b e G 0`

See *CP I C R* , *GICC CTLR* a e 4-125.
F e d `e` [GICD_ISENBALER](#) , [GICD_ICENABLER](#) , [GICD_ISPENDR](#) , [GICD_ICPENDR](#) ,
[GICD_ISACTIVER](#) , [GICD_ICACTIVER](#) , [GICD_IPRIORITYR](#) , [GICD_ITARGETSR](#) , a d
[GICD_ICFGR](#) `e e a c e d` L c a b e SPI `a a e c f ed a G` 0:
F e d `e` [GICD_IGROUPR](#) `e e a c e d` c a b e SPI `a a e c f ed a G` 0.If
a c a b e SPI `ec f ed f G 1 G 0` `e` **CFGSDISABLE** `e a` HIGH, `e GIC`
`e e a e e` [GICD_IGROUPR](#) `f e d a c e d` a SPI, a d e SPI `b e c e`
`c e d`.
T e GIC `e a e a c e d d` `e e e e f e d`.

————— **Note** —————
ARM `ec e d a, d` `e e b` `ce` , `e e e ad` `e` [GICD_TYPER](#).LSPI `f e d`
`f d e` `b e f c a b e` SPI , `a e e e a d e e f e d` a ca b e c e d d , a d e
a e **CFGSDISABLE** HIGH. N a , `ea a e` Sec `eb` `e e c e a f a f`
`e e e` `a a e` Sec `ec f a c d e`.

ARMv8-EL2, the `CFGSDISABLE` field in the `HCR_EL2` register controls whether the GICv2 and GICv3 components are enabled or disabled. When `CFGSDISABLE` is set to 1, the GICv2 and GICv3 components are disabled. When `CFGSDISABLE` is set to 0, the GICv2 and GICv3 components are enabled.

4.2.3 Effect of the Virtualization Extensions on the programmers' model

The GICv3 and GICv4 components are added to the GIC architecture to support virtualization. The GICv3 and GICv4 components are added to the GIC architecture to support virtualization. The GICv3 and GICv4 components are added to the GIC architecture to support virtualization. See [Chapter 5 GIC S](#) for more details.

4.3 Distributor register descriptions

T e f	ec	de c be eD	b e e :
<i>D</i>	<i>C</i>	<i>R</i>	, <i>GICD CTLR</i> a e 4-85
<i>I</i>	<i>C</i>	<i>T R</i>	, <i>GICD T PER</i> a e 4-88
<i>D</i>	<i>I</i>	<i>I R</i>	, <i>GICD IIDR</i> a e 4-90
<i>I</i>	<i>G R</i>		, <i>GICD IGRO PR</i> a e 4-91
<i>I</i>	<i>S -E</i>	<i>R</i>	, <i>GICD ISENBALER</i> a e 4-93
<i>I</i>	<i>C -E</i>	<i>R</i>	, <i>GICD ICENABLER</i> a e 4-95
<i>I</i>	<i>S -P</i>	<i>R</i>	, <i>GICD ISPENDR</i> a e 4-97
<i>I</i>	<i>C -P</i>	<i>R</i>	, <i>GICD ICPENDR</i> a e 4-99
<i>I</i>	<i>S -A</i>	<i>R</i>	, <i>GICD ISACTI ER</i> a e 4-102
<i>I</i>	<i>C -A</i>	<i>R</i>	, <i>GICD ICACTI ER</i> a e 4-103
<i>I</i>	<i>P</i>	<i>R</i>	, <i>GICD IPRIORIT R</i> a e 4-104
<i>I</i>	<i>P</i>	<i>T R</i>	, <i>GICD ITARGETSR</i> a e 4-106
<i>I</i>	<i>C</i>	<i>R</i>	, <i>GICD ICFGR</i> a e 4-109
<i>N -</i>	<i>A</i>	<i>C R</i>	, <i>GICD NSACR</i> a e 4-111
<i>S</i>	<i>G</i>	<i>I R</i>	, <i>GICD SGIR</i> a e 4-113
<i>SGIC</i>	<i>-P</i>	<i>R</i>	, <i>GICD CPENDSGIR</i> a e 4-115
<i>SGIS</i>	<i>-P</i>	<i>R</i>	, <i>GICD SPENDSGIR</i> a e 4-117
<i>I</i>			a e 4-119.
See <i>D</i>			a e 4-74 f add e ff e a d e e f a f e e e e .

Table 4-5 GICD_CTLR bit assignments, GICv2, and GICv1 Secure copy

Bits	Name	Function
[31:2]	-	Reserved.
[1]	EABEG1	<p>Gbaeabef f ad ed G l e f eD b eCPU eface :</p> <p>0 G l e f a ded.</p> <p>1 G l e f a ded, bec e e .</p> <p>Note</p> <p>I a GIC 1 e e a a c de eSec E e :</p> <p>We e b e e ed, a d eb a e f e e ed, IMPLEMENTATION DEFINED. If e e ed eb e e ed.</p> <p>We eb e e ed, a a a fb [0] f eN - ec ec f e e e .</p>
[0]	EABEG0	<p>Gbaeabef f ad ed G 0 e f eD b eCPU eface :</p> <p>0 G 0 e f a ded.</p> <p>1 G 0 e f a ded, bec e e .</p>

We a f eD b ba e abeb a e e 0, d ab eD b f c , e GIC e e ead a d e eae a .T ea f aeca c a e e ae fPPI a dSPI bef e e-e ab eD b .F e a e, f aeca :

Ma e a e e d b ec e d [GICD_ISPENDR](#) .

Re e eac e aef a e b ec e d [GICC_EOIR](#) [GICC_AEOIR](#).

Note

Se aD b ba e abeb 0 d abef ad f e eCPU eface .I add :

We f ad f ed e d abed f G 0 G l e , IMPLEMENTATION DEFINED e e a ed e- eed e a e a ed e- eed e ad abed e d a e.

I GIC 2, f aeca a a eSGI ed ae eI e Se-Pe d Re e, [GICD_ISPENDR](#) a dI e Cea -Pe d Re e, [GICD_ICPENDR](#) .H e e, GIC 1, eGIC cea e e d ae fa SGI e eSGI bec e ac e, a d e ef e f aeca cea e e d ae fa SGI.

I GIC 2, f aeca a a e eac e ae eI e Se-Ac eRe e, [GICD_ISACTIVER](#) a d eI e Cea -Ac eRe e, [GICD_ICACTIVER](#) .

If ef ad f e f e d abed, a d e e e d e e d abed :

I GIC 1, IMPLEMENTATION DEFINED e e eD b f a d a e d e f [S f f c e](#) f e e , eCPU eface .

I GIC 2, eD b d e f a d a e , f e e , eCPU eface .

We e GICD_CTLR. E abeG 1, E abeG 0 e ea eD b d e f a d a e d e eCPU eface , a ead fa [GICC_IAR](#) [GICC_AIAR](#) e e e a e ID.

———— **Note** —————

I e a e, b def , a c e e a d e e a e a e a a b f e e d a e. S f a e
c de a e c a e a c a e d e e f e d e a CPU e face
d a .

Table 4-6 GICD_TYPER bit assignments (continued)

Bits	Name	Function
[9:8]	-	Reserved.
[7:5]	CPUN _{be}	Indicates whether the CPU face . The _{be} field is reserved CPU face . If the GIC _{be} is V , the E field, the a field is reserved CPU face .
[4:0]	ITL _e N _{be}	Indicates the _{be} field is the GIC _{be} . If ITL _e N _{be} = N, the _{be} field is 32(N+1). The ID field is 0 (_{be} field ID _{be} = 1). For a e : 0b00011 U 128 e e , e ID 0-127. The a _{be} field is 1020 (0b11111). See e e ec f e f a . Read the f e a e f e ID defined by f e d , e ID 1020-1023 a e e e d f ec a e , see S a e 3-43 a d I ID a e 2-24.

T e I T L e N b e f e d d c a e e a b e f S P I a e G I C . T a e
d e e e e b e f e e e d e e e , a , e b e f a c e f e f e e :

GICD_IGROUPR
GICD_ISENBALER
GICD_ICENABLER
GICD_ISPENDR
GICD_ICPENDR
GICD_ISACTIVER
GICD_IPRIORITYR
GICD_ITARGETSR
GICD_ICFGR .

T e G I C a c e c e d e e e e a G I C a c a e f S P I e I D , a d e e d
S P I e I D a e e b e - c . S f a e c e c c S P I e I D a e e d ,
e a a e d c a e d b e I T L e N b e f e d , e e *I*
a e 3-35.

4.3.3 Distributor Implementer Identification Register, GICD_IIDR

The GICD_IIDR contains the following information:

Purpose Product identifier and revision information.

Usage constraints None.

Configurations The GICD_IIDR is implemented in the GIC. If the GIC is implemented in the Secure EL, the GICD_IIDR is implemented in the Secure EL. If the GIC is implemented in the Non-Secure EL, the GICD_IIDR is implemented in the Non-Secure EL.

Attributes See the GICD_IIDR bit fields in Table 4-1 and Figure 4-75.

Figure 4-4 GICD_IIDR bit assignments.

31	24	23	20	19	16	15	12	11		0
ProductID		Reserved	Variant	Revision	Implementer					

Figure 4-4 GICD_IIDR bit assignments

Table 4-7 GICD_IIDR bit assignments

Table 4-7 GICD_IIDR bit assignments

Bits	Name	Function
[31:24]	ProductID	ARM IMPLEMENTATION DEFINED product identifier.
[23:20]	-	Reserved.
[19:16]	Variant	ARM IMPLEMENTATION DEFINED variant identifier. The GICD_IIDR Variant field is reserved for the GICD_IIDR Variant field.
[15:12]	Revision	ARM IMPLEMENTATION DEFINED revision identifier. The GICD_IIDR Revision field is reserved for the GICD_IIDR Revision field.
[11:0]	Implementer	<p>Contains the JEP106 code for the implementer. The GICD_IIDR Implementer field is reserved for the GICD_IIDR Implementer field.</p> <p>Bits [11:8] The JEP106 code for the implementer. The GICD_IIDR Implementer field is reserved for the GICD_IIDR Implementer field.</p> <p>Bits [7] The JEP106 code for the implementer. The GICD_IIDR Implementer field is reserved for the GICD_IIDR Implementer field.</p> <p>Bits [6:0] The JEP106 code for the implementer. The GICD_IIDR Implementer field is reserved for the GICD_IIDR Implementer field.</p>

a. The GICD_IIDR Variant field is reserved for the GICD_IIDR Variant field.

———— **Note** ————

A a - , a d a f e a e e , a c e c a e e e d c e c e e a e ID e GIC
. If e ce a d e GIC b e e e Sec E e d f e Sec e e
f e a a a b e e , a d N - e c e f a e e ce d d c e a f e e Sec e
f a e a c f e d e a G 0 (Sec e) a d G 1 (N - e c e). F e f a e e
I [a e 3-35](#).

Note

D a b a e d a b e e f a d f e e f e D b a CPU e face. I
d e e e e e f c a a e, f e a e b e c e d , a c e a d e d f
a e a d a c e.

Table 4-11 GICD_ISPENDR bit assignments

Bits	Name	Function
[31:0]	Se - e d b	F eac b :
	Reads	<p>0 T e c e d e e d a ce .</p> <p>1 F PPI a d SGI , e c e d e e d a ce .</p> <p>F SPI , e c e d e e d a a ea e ce .</p>
	Writes	<p>F SPI a d PPI :</p> <p>0 Ha effec .</p> <p>1 T e effec de e d e e e e ed e- e ed e e - e e:</p> <p>Edge-triggered</p> <p>C a e e a f e c e d e : e d f a e ac e ac e a d e d f a e ac e. Ha effec f e e a ead e d a.</p> <p>Level sensitive</p> <p>If e c e d e e d a, c a e e a f e c e d e : e d f a e ac e ac e a d e d f a e ac e.</p> <p>If e e a ead e d a: beca e f a e e GICD_ISPENDR, e e a effec beca e e c e d e a a e ed, e e a effec e a f e e , b e e e a e d a f e e a dea e ed.</p> <p>F e f a ee <i>C</i> - a e 4-100.</p> <p>F SGI , e e ed. SGI a e e Se -Pe d e e , ee <i>SGI S -P R , GICD SPENDSGIR</i> a e 4-117.</p>

a. Pe d e c de e a a eac e a d e d .

F e ID , e DIV a d MOD a e e e e d a d d e a :
e c e d GICD_ISPENDR be , , e b = DIV 32
e ff e f e e ed GICD_ISPENDR (0x200 + (4*))
e b be f e e ed Se - e d b e e MOD 32.

Table 4-12 GICD_ICPENDR bit assignments

Bits	Name	Function
[31:0]	Cea - e d b	<p>F eac b :</p> <p>Reads</p> <p>0 T e c e d e e d a ce .</p> <p>1 F SGI a d PPI , e c e d e e d a ce .</p> <p>F SPI , e c e d e e d a a ea e ce .</p> <p>Writes</p> <p>F SPI a d PPI :</p> <p>0 Ha effec .</p> <p>1 T e effec de e d e e e e ed e- eed e e - e e:</p> <p>Edge-triggered</p> <p>C a e e a f e c e d e :</p> <p>ac e f a e e d</p> <p>ac e f a e ac ead e d .</p> <p>Ha effec f e e e d .</p> <p>Level-sensitive</p> <p>If e c e d e e d a beca e fa e</p> <p>GICD_ICPENDR , e e c a e e a f e e :</p> <p>ac e f a e e d</p> <p>ac e f a e ac ead e d .</p> <p>O e e e e e a e d f e e a</p> <p>e a a e ed, ee C -</p> <p>F SGI , e e ed. SGI a e e Cea -Pe d e e , ee SGI</p> <p>C -P R , GICD_CPENDSGIR a e 4-115.</p>

a. Pe d e c de e a aeac ead e d .

F e ID , e DIV a d MOD a e e e e d a d d ea :

e c e d GICD_ICPENDR be , , e b = DIV 32

e ff e f e e ed GICD_ICPENDR (0x280 + (4*))

e b be f e e ed Se - e d b e e MOD 32.

Control of the pending status of level-sensitive interrupts

T b ec de c be e a fa e a f e e a e f:

e d

ac ead e d .

F a ed e- eed e , e c de e d a ac ed e e a e [GICD_ICPENDR](#)

ea e f e e a e GIC. H e e, f a e e - e e e , e c de e d a

e e:

ac ed a e e [GICD_ICPENDR](#)

f e ae f e e a e GIC, a ac .

T ea a e ea f e Se - e d a d Cea - e d e e ec ca ed f e e - e e

e . [F e 4-10](#) [a e 4-101](#) e c f e e d a fa e e - e e e . T e ca

status_includes_pendi ng TRUE e e e a c de e d , a d FALSE e e.




Figure 4-10 Logic of the pending status of a level-sensitive interrupt

4.3.9 Interrupt Set-Active Registers, GICD_ISACTIVERn

The GICD_ISACTIVER contains the following:	
Purpose	<p>The GICD_ISACTIVER contains the set-active bits for each GIC. When a set-active bit is set, the GICD_ISACTIVER register is updated. The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p> <p>If GIC 1, the GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p>
Usage constraints	<p>The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register. The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p> <p>If the GICD_ISACTIVER register is updated by the GICD_ISACTIVER register, the GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p> <p>The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register. The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p>
Configurations	<p>The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register. The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p> <p>The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register. The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p> <p>The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register. The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p> <p>The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register. The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.</p>
Attributes	See the GICD_ISACTIVER register.
Field 4-11	The GICD_ISACTIVER register.




Figure 4-11 GICD_ISACTIVER bit assignments

Table 4-13 GICD_ISACTIVER bit assignments

Table 4-13 GICD_ISACTIVER bit assignments

Bits	Name	Function
[31:0]	Se-ac eb	<p>Field 4-11: The GICD_ISACTIVER register.</p> <p>Reads</p> <p>0: The GICD_ISACTIVER register.</p> <p>1: The GICD_ISACTIVER register.</p> <p>Writes</p> <p>0: The GICD_ISACTIVER register.</p> <p>1: The GICD_ISACTIVER register.</p>

a. The GICD_ISACTIVER register.

Field 4-11: The GICD_ISACTIVER register.

The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.

The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.

The GICD_ISACTIVER register is updated by the GICD_ISACTIVER register.

4.3.10 Interrupt Clear-Active Registers, GICD_ICACTIVERn

The GICD_ICACTIVERn contains the following fields:

Purpose	The GICD_ICACTIVERn contains the active bits of the GIC. The active bits are the bits that are set to 1. The active bits are the bits that are set to 1. The active bits are the bits that are set to 1.
Usage constraints	Active bits are read-only. RAZ/WI. If the GIC is in the Secure state, the active bits are read-only. RAZ/WI. If the GIC is in the Non-Secure state, the active bits are read-only.
Configurations	The GICD_ICACTIVERn is configured for GIC 2. The GICD_ICACTIVERn is configured for GIC 1. The GICD_ICACTIVERn is configured for GIC 2. The GICD_ICACTIVERn is configured for GIC 1. The GICD_ICACTIVERn is configured for GIC 2. The GICD_ICACTIVERn is configured for GIC 1.
Attributes	See the GICD_ICACTIVERn in Table 4-14. The GICD_ICACTIVERn is read-only. The GICD_ICACTIVERn is read-only.




Figure 4-12 GICD_ICACTIVER bit assignments

Table 4-14 GICD_ICACTIVER bit assignments

Table 4-14 GICD_ICACTIVER bit assignments

Bits	Name	Function
[31:0]	C ea -ac e b	F eac b :
	Reads	0 T e c e d e ac e ^a . 1 T e c e d e ac e ^a .
	Writes	0 Ha effec . 1 Deac a e e c e d e , f e e ac e. If e e a ead deac a ed, e e a effec . A f e a e f l b , a b e e ead f e b e e a e 0.

a. Ac e e c de e a a eac ead e d .

F e ID , e DIV a d MOD a e e e d a d d e a :
e c e d GICD_ICACTIVER be , , e b = DIV 32
e f f e f e e ed GICD_ICACTIVER (0x380 + (4*))
e b be f e e ed C ea -ac e b e e MOD 32.


```

F e ID , e DIV a d MOD a e e e e d a d d e a :
e c e d GICD_IPRIORITYR be , , e b = DIV 4
e f f e f e e e d GICD_IPRIORITYR (0x400 + (4* ))
e b e f f e f e e e d P f e d e e MOD 4, e e:
G b e f f e 0 e f e e e b [7:0]
G b e f f e 1 e f e e e b [15:8]
G b e f f e 2 e f e e e b [23:16]
G b e f f e 3 e f e e e b [31:24].

T e f e d c d e e e f f e c f e GIC Sec E e a c c e e e e .

// PriorityRegRead()
// =====
//

// P_MASK used here to emphasize that the number of valid bits is IMPLEMENTATION DEFINED

bits(8) PriorityRegRead(integer InterruptID)

    read_value = ReadGICD_IPRIORITYR(InterruptID);
    if NS_access then // A non-secure GIC access.
        read_value<7:0> = LSL((read_value AND P_MASK), 1);
        if !IsGrp0Int(InterruptID) then
            read_value = '00000000'; // Can't read a Group 0 priority value
        return(read_value);

// PriorityRegWrite()
// =====
//

PriorityRegWrite(integer InterruptID, bits(8) value)

    if NS_access then // A non-secure GIC access.
        if !IsGrp0Int(InterruptID) then
            mod_write_val = ('10000000' OR LSR(value,1)) AND P_MASK;
            WriteGICD_IPRIORITYR(InterruptID, mod_write_val);
        else
            IgnoreWriteRequest();
    else // A secure GIC access.
        mod_write_val = value AND P_MASK;
        WriteGICD_IPRIORITYR(InterruptID, mod_write_val);

```


Table 4-16 GICD_ITARGETSR bit assignments

Bits	Name ^a	Function
[31:24]	CPU a e , b e f f e 3	P ce e e be f 0, a deac b a CPU a e f e d e f e e
[23:16]	CPU a e , b e f f e 2	c e d ce , ee Tab e 4-17. F e a e, a a e f 0x3 ea a e P e d
[15:8]	CPU a e , b e f f e 1	e e ce 0 a d l.
[7:0]	CPU a e , b e f f e 0	F GICD_ITARGETSR0 GICD_ITARGETSR7, a ead fa CPU a e f e d e e

a. Eac f e d d e CPU a e f a e e . T ec de c be e e ID a e d e e e e
GICD_ITARGETSR e e be a d e b e f f e f e CPU a e f e d a e e .

Tab e 4-17 eac b fa CPU a e f e d a e e e a e f e CPU e face .

Table 4-17 Meaning of CPU targets field bit values

CPU targets field value	Interrupt targets
0bxxxxxx1	CPU e face 0
0bxxxxxx1x	CPU e face 1
0bxxxxx1xx	CPU e face 2
0bxxxx1xxx	CPU e face 3
0bxxx1xxxx	CPU e face 4
0bxx1xxxxx	CPU e face 5
0bx1xxxxxx	CPU e face 6
0b1xxxxxxx	CPU e face 7

A CPU a e f e d b a c e d a e e ed CPU e face RAZ/WI.

F e ID , e DIV a d MOD a e e e e d a d d e a :
e c e d GICD_ITARGETSR be, , e b = DIV 4
e f f e f e e ed GICD_ITARGETSR (0x800 + (4*))
e b e f f e f e e ed P f e d e e MOD 4, e e:

G b e f f e 0 e f e e e b [7:0]
G b e f f e 1 e f e e e b [15:8]
G b e f f e 2 e f e e e b [23:16]
G b e f f e 3 e f e e e b [31:24].

The effect of changes to an GICD_ITARGETSR

Since a change to a GICD_ITARGETSR affects a CPU, the following table describes the effect of changes to a GICD_ITARGETSR on a CPU.

Hardware changes to a GICD_ITARGETSR affect the state of a CPU. The effect of changes to a GICD_ITARGETSR on a CPU is as follows.

Hardware changes to a GICD_ITARGETSR affect the state of a CPU as follows:

G	add a CPU to the set of CPUs that are active on the processor.
	remove a CPU from the set of CPUs that are active on the processor.
G	enable a CPU to receive interrupts from a specific source.
	disable a CPU to receive interrupts from a specific source.

Note

The effect of changes to a GICD_ITARGETSR on a CPU is as follows.

If a change to a GICD_ITARGETSR affects a CPU, the state of the CPU is updated. The effect of changes to a GICD_ITARGETSR on a CPU is as follows.

Table 4-18 GICD_ICFGR bit assignments

Bits	Name	Function
[2F+1:2F]	I_c f , fed F	<p>F I_c f [1], e fca b , b [2F+1], e e c d :</p> <p>0 C e d e e e - e e.</p> <p>1 C e d e ed e- e ed.</p> <p>I_c f [0], e ea fca b , b [2F], e e ed, b ee Tab e 4-19 f e e c d f</p> <p>b e ea e e a f GIC a c ec e.</p> <p>F SGI :</p> <p>Int_config[1] N a ab e, RAO/WI.</p> <p>F PPI a d SPI :</p> <p>Int_config[1] F SPI , b a ab e.^a F PPI IMPLEMENTATION DEFINED</p> <p>e e b a ab e. A ead f b a a e ec ec a e</p> <p>d ca e e e ec e d e e e - e e ed e- e ed.</p>
<p>a. If eGIC e e eSec E e a d eb c e d aG 0 e , RAZ/WI N - ec eacce e.T</p> <p>e a be a fb a c e d G 0 e .</p> <p>I e e e a f GIC a c ec e bef e e b ca f eGIC l A c ec eS ec fca ,</p> <p>e de f a d eac e ea e ca bec f ed b [0] f ec e d I_c f</p> <p>f ed. Tab e 4-19 e e c d f I_c f [0] e e e e a .</p>		

Table 4-19 GICD_ICFGR Int_config[0] encoding in some early GIC implementations

Bits	Name	Function
[2F]	I_c f [0], fed F	<p>O aGIC e e e a d de f e ea e c f abe, e e c d f</p> <p>I_c f [0] f PPI a d SPI , :</p> <p>0 C e d e a d ed e N-N de .</p> <p>1 C e d e a d ed e l-N de .</p>
<p>F e ID , e DIV a d MOD a e e e e d a d d ea :</p> <p>ec e d GICD_ICFGR be , , e b = DIV 16</p> <p>e ff e f e e ed GICD_ICFGR (0xC00 + (4*))</p> <p>e e ed P fed e e , F, e b F = MOD 16, e e fed 0 efe e e b</p> <p>[1:0], fed l efe b [3:2], fed 15 a efe b [31:30], ee F e 4-15 a e 4-109.</p>		

4.3.14 Non-secure Access Control Registers, GICD_NSACRn

The GICD_NSACRn contains the following information:


Purpose The GICD_NSACRn enables secure access to the non-secure access control fields. The GICD_NSACRn is a 32-bit register. The GICD_NSACRn is a 32-bit register.

Usage constraints The GICD_NSACRn is a 32-bit register. The GICD_NSACRn is a 32-bit register. The GICD_NSACRn is a 32-bit register.

Configurations The GICD_NSACRn is a 32-bit register. The GICD_NSACRn is a 32-bit register. The GICD_NSACRn is a 32-bit register.

Attributes See the GICD_NSACRn in Table 4-1 and 4-75.

Figure 4-16 shows the GICD_NSACRn bit assignments:



See the bit assignment table for more information about the properties of each NS_access[1:0] field.

Figure 4-16 GICD_NSACR bit assignments

Table 4-20 shows the GICD_NSACRn bit assignments:

Table 4-20 GICD_NSACR bit assignments

Bits	Name	Function
[2F+1:2F]	NS_access, FedF	If the field is 0, the field is 0. If the field is 1, the field is 1. If the field is 2, the field is 2. If the field is 3, the field is 3. If the field is 4, the field is 4. If the field is 5, the field is 5. If the field is 6, the field is 6. If the field is 7, the field is 7. If the field is 8, the field is 8. If the field is 9, the field is 9. If the field is 10, the field is 10. If the field is 11, the field is 11. If the field is 12, the field is 12. If the field is 13, the field is 13. If the field is 14, the field is 14. If the field is 15, the field is 15.
0b00		Non-secure access to the GICD_NSACRn is enabled.
0b01		Non-secure access to the GICD_NSACRn is disabled.
0b10		Non-secure access to the GICD_NSACRn is enabled.
0b11		Non-secure access to the GICD_NSACRn is disabled.

The GICD_NSACR register is read-only. It is implemented as a GICD_NSACR0 register [31:16] and is RAZ/WI.

For each ID, the DIV and MOD are read-only and are defined as follows:

$$DIV = \text{GICD_NSACR} \text{ bit } 15 : 12$$

$$MOD = \text{GICD_NSACR} \text{ bit } 11 : 8$$

$$MOD = \text{GICD_NSACR} \text{ bit } 7 : 4$$

$$MOD = \text{GICD_NSACR} \text{ bit } 3 : 0$$

Note

The address of the register is defined as follows:

4.3.15 Software Generated Interrupt Register, GICD_SGIR

The GLCD_SGIR cascade:

Purpose C e e e a f SGI .

Usage constraints	I	IMPLEMENTATION DEFINED	e	e	e	GICD_SGIR	a	a	effec	e	e	
	f	a	d	f	e	b	D	b	d	ab	ed	b
									e	GICD_CTLR	e	.

Configurations T e e a a a b e a c f a f e GIC. If e GIC e e e
 Sec E e e e C .
 T e NSATT f e d, b [15], e e ed

Table 4-21 GICD_SGIR bit assignments (continued)

Bits	Name	Function
[15]	NSATT	<p>1 e e ed f e GIC c de e Sec E e .</p> <p>Sec fe e e ed ec a e f e SGI:</p> <p>0 F a d e SGI ec fed e SGIINTID fed a ec fed CPU e face f e</p> <p>SGI c f ed a G 0 a e face.</p> <p>1 F a d e SGI ec fed e SGIINTID fed a ec fed CPU e face f</p> <p>e SGI c f ed a G 1 a e face.</p> <p>T fed abe b a Sec e acce . A N - ec e e e GICD_SGIR e e a e a</p> <p>SGI f e ec fed SGI a ed a G 1, e a d e f e a e f b [15] f e e.</p> <p>See <i>SGI</i> <i>GIC</i> <i>S</i> <i>E</i> f e f a .</p> <hr/> <p>Note</p> <p>If GIC d e e e e Sec E e , fed e e ed.</p>
[14:4]	-	Re e ed, SBZ.
[3:0]	SGIINTID	<p>T e I e ID f e SGI f a d e ec fed CPU e face . T e a e f fed e</p> <p>I e ID, e a e 0-15, f e a e a e f 0b0011 ec fe I e ID 3.</p>
a.	W e Ta e L F e	0b00, f e CPU Ta e L fed 0x00 e D b d e f a d e e a CPU e face.

SGL generation when the GIC implements the Security Extensions

If $e_{GIC} = e_{eSec} = E_{eSGI}$, $e_{aSGI} = f_{aded} = a_{ce} = ec_{fed} = e_{eGICD_SGIR}$ de e_d :

$$e_{eGICD_SGIR} = G_0(\text{Sec } e) = G_1(N - ec_e)$$

f a Sec e_{eGICD_SGIR} , $e_{aSGI} = f_{eGICD_SGIR.NSATT} b$

$$e_{eGICD_SGIR} = ec_{fedSGI} = c_{fed} a_{G_0(\text{Sec } e) = G_1(N - ec_e)} = e_{aSGI} = ec_{fed}$$

GICD_IGROUPR0 d e ec a e f e SGI , ee e [GICD_IGROUPR](#) de c . I a
ce e , GICD_IGROUPR0 ba ed f eac c ec ed ce , e e c f e e
ec f eac SGI de e de f eac ce . A e e e GICD_SGIR ca a e e a e
ce . F eac a e ed ce , e D b de e e e e f a d e SGI e ce .

Tab e 4-22 e ab e f e e eD b f a d a SGI a ec f ed a e CPU e face.

Table 4-22 Truth table for sending an SGI to a target processor

Status of GICD_SGIR write	NSATT value	SGI configuration-3 ((o) 5 (r) -2 (437 (t2-19 (a) 5 (r) -2 (g-76 (e) 5 (t) 5 (p) 5
0	0	0
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9
10	10	10
11	11	11
12	12	12
13	13	13
14	14	14
15	15	15
16	16	16
17	17	17
18	18	18
19	19	19
20	20	20
21	21	21
22	22	22
23	23	23
24	24	24
25	25	25
26	26	26
27	27	27
28	28	28
29	29	29
30	30	30
31	31	31
32	32	32
33	33	33
34	34	34
35	35	35
36	36	36
37	37	37
38	38	38
39	39	39
40	40	40
41	41	41
42	42	42
43	43	43
44	44	44
45	45	45
46	46	46
47	47	47
48	48	48
49	49	49
50	50	50
51	51	51
52	52	52
53	53	53
54	54	54
55	55	55
56	56	56
57	57	57
58	58	58
59	59	59
60	60	60
61	61	61
62	62	62
63	63	63
64	64	64
65	65	65
66	66	66
67	67	67
68	68	68
69	69	69
70	70	70
71	71	71
72	72	72
73	73	73
74	74	74
75	75	75
76	76	76
77	77	77
78	78	78
79	79	79
80	80	80
81	81	81
82	82	82
83	83	83
84	84	84
85	85	85
86	86	86
87	87	87
88	88	88
89	89	89
90	90	90
91	91	91
92	92	92
93	93	93
94	94	94
95	95	95
96	96	96
97	97	97
98	98	98
99	99	99

Table 4-23 GICD_CPENDSGIR bit assignments

Table 4-23 GICD_CPENDSGIRn bit assignments

Bits	Name	Function
[8 +7:8], f =0 3	SGI Cea - e d b	For each bit: Reads 0 SGI f e c e d ce e d a. 1 SGI f e c e d ce e d a. Writes 0 Has effect. 1 Resets the SGI f e c e d ce . See the effect of the SGI be , , e GICD_CPENDSGIR e e be , , a d e f e d be , . ———— Note ———— A access to the SGI a a e e ce a e access .

a. Pending bit is cleared by a write of 1.

For SGI ID , e e a e d b CPU C [GICD_SGIR](#), e DIV a d MOD a e e e e d a d
d e a :
e c e d GICD_CPENDSGIR e e be , , e b = DIV 4
e f f e f e e d GICD_CPENDSGIR (0xF10 + (4*));
e SGI Cea - e d f e f e , , e b = MOD 4
e e e d b e SGI Cea - e d f e d b C.

4.3.17 SGI Set-Pending Registers, GICD_SPENDSGIRn

The GICD_SPENDSGIR contains the following information:

Purpose The GICD_SPENDSGIR register is used to read the set-pending status of SGI m+3, m+2, m+1, and m. The register is read-only. The register is located at address 0x40000000 + (m * 0x10000000) + 0x10000000. The register is read-only. The register is located at address 0x40000000 + (m * 0x10000000) + 0x10000000.

Note

The GICD_SPENDSGIR register is used to read the set-pending status of SGI m+3, m+2, m+1, and m. The register is read-only. The register is located at address 0x40000000 + (m * 0x10000000) + 0x10000000.

Usage constraints The GICD_SPENDSGIR register is used to read the set-pending status of SGI m+3, m+2, m+1, and m. The register is read-only. The register is located at address 0x40000000 + (m * 0x10000000) + 0x10000000. The register is read-only. The register is located at address 0x40000000 + (m * 0x10000000) + 0x10000000.

Note

The GICD_SPENDSGIR register is used to read the set-pending status of SGI m+3, m+2, m+1, and m. The register is read-only. The register is located at address 0x40000000 + (m * 0x10000000) + 0x10000000.

Configurations The GICD_SPENDSGIR register is used to read the set-pending status of SGI m+3, m+2, m+1, and m. The register is read-only. The register is located at address 0x40000000 + (m * 0x10000000) + 0x10000000.

Attributes See the GICD_SPENDSGIR register description in Table 4-1 and Figure 4-75.

Figure 4-19 shows the GICD_SPENDSGIR bit assignments.

31	24	23	16	15	8	7	0
SGI m+3 set-pending				SGI m+2 set-pending		SGI m+1 set-pending	

Figure 4-19 GICD_SPENDSGIR bit assignments

Tab e 4-24
 e GICD_SPENDSGIR b a
 e

Table 4-24 GICD_SPENDSGIRn bit assignments

Bits	Name	Function
[8 +7:8], f =0 3	SGI Se - e d b	<div> <div> F eac b : </div> <div> <div> Reads </div> <div> Writes </div> </div> <div> <div> 0 </div> <div> 1 </div> </div> <div> <div> 0 </div> <div> 1 </div> </div> <div> SGI f e c e d ce e d a. SGI f e c e d ce e d a. Ha effec . Add e e d a e f SGI f e c e d ce , f a ead e d . If SGI a ead e d f e c e d ce e e e a effec . </div> <div> See e f e e a be ee e SGI be , , e GICD_SPENDSGIR e e be , , a d e f e d be , . </div> <div> <div> Note </div> <div> A acce e e a e SGI a a e e ce a e acce . </div> </div> </div>

a. Pe d e c de e a a eac e a d e d .

F SGI ID , e e a e d b CPU C
 GICD_SGIR, e DIV a d MOD a e e e e d a d d e a :

e c e d GICD_SPENDSGIR e e be , , e b = DIV 4

e f f e f e e ed GICD_SPENDSGIR (0xF20 + (4*))

e SGI Se - e d f e d f f e , , e b = MOD 4

e e ed b e SGI Se - e d f e d b C.

4.3.18 Identification registers

The `ACCEFCF` and `DEFDEF` registers (0xFD0-0xFFC) are the default address for the `DEFCF` and `DEFDEF` registers. [Table 4-25](#)

Table 4-26 ICPIR2 bit assignments

Table 4-26 ICPIR2 bit assignments

Bits	Name	Function
[31:8]	-	IMPLEMENTATION DEFINED. The C eL a d C eS Pe e a IDRe e c e e e e e e b b e e e ed, RAZ, a d ARM ec e d a e e a f c e e.
[7:4]	A c Re	Re f e d f e GIC a c ec e. T e a e f f e d d e e d e GIC a c ec e e : 0x1 f GIC 1 0x2 f GIC 2.
[3:0]	-	IMPLEMENTATION DEFINED.

The ARM implementation of the GIC Identification Registers

Note

The ARM e e a f e e e e c e e d e f c a c e e f C eL a d C eS c e e . T e e a d e f e e d e c e a a GIC a e e a c e c e . I d e d e f e d e e a f a c e f e GIC e e a . F f a a b e d e e a d a f a c e f a GIC e e a e e GICD_IIDR a d GICC_IIDR d e c .

I e c e , d e f c a c e e d e f e a c e a e . T e GIC e f e c e e d f f e e . I d e f e a e d e c e a e e a f a e f e GIC a c ec e d e f e d b e c f c a . S f a e e a d e GICD_IIDR a d GICC_IIDR d c e , f e a e , e e e e a d e f e GIC a d a e .

Table 4-27 Identification Registers for a GIC, with ARM implementation values

Register ^a	Offset	Bits	ARM implementation	
			Value	Description
C e ID0, ICCIDR0	0xFF0	[7:0]	0x0D	ARM-def e d f e d a e f e e a b e f c e d c e .
C e ID1, ICCIDR1	0xFF4	[7:0]	0xF0	
C e ID2, ICCIDR2	0xFF8	[7:0]	0x05	
C e ID3, ICCIDR3	0xFFC	[7:0]	0xB1	
Pe e a ID0, ICPIR0	0xFE0	[7:0]	0x90	B [7:0] f e ARM-def e d De ID f e d.
Pe e a ID1, ICPIR1	0xFE4	[7:4]	0xB	B [3:0] f e ARM-def e d A c ID f e d.
		[3:0]	E a e a e : 0x3 f ARM GIC 1 e e a 0x4 f ARM GIC 2 e e a .	B [11:8] f e ARM-def e d De ID f e d:

Table 4-27 Identification Registers for a GIC, with ARM implementation values (continued)

Register ^a	Offset	Bits	ARM implementation	
			Value	Description
Pe e a ID2, ICPIDR2	0xFE8	[7:4]	A c e c a -def ed: 0x1 f GIC 1 0x2 f GIC 2.	A c Re f e d.
		[3]	1	ARM-def ed U e JEPc de f e d.
		[2:0]	0b011	B [6:4] f e ARM-def ed A c ID f e d.
Pe e a ID3, ICPIDR3	0xFEC	[3:0]	0x0	Re e ed b ARM.
		[7:4]	0x0	ARM-def ed Re f e d.
Pe e a ID4, ICPIDR4	0xFD0	[3:0]	0x4	ARM-def ed C a C de f e d.
		[7:4]	0x0	Re e ed b ARM.
Pe e a ID5, ICPIDR5	0xFD4	[7:0]	0x00	Re e ed b ARM.

Table 4-27 Identification Registers for a GIC, with ARM implementation values (continued)

Register ^a	Offset	Bits	ARM implementation	
			Value	Description
Pe e a ID6, ICPIDR6	0xFD8	[7:0]	0x00	Re e ed b ARM.
Pe e a ID7, ICPIDR7	0xFDC	[7:0]	0x00	Re e ed b ARM.

a. I e ARM e e a , b [31:8] feac e e a e e e ed. B [7:0] f ef C e ID e e e e def ea c ce a 32-b C e ID, a db [7:0] f ee Pe e a ID e e e e def eac ce a 64-b Pe e a ID. I e GIC e e a , de e e a e , C e ID a d Pe e a ID efe eac ec e f e e e a , ee e N e a e a f ec f e f a .

Note

S e e ARM e e a f e GIC dd e e Pe e a ID e e 4-7. S f a eca e e a e f b [3] f e ICPIDR2 de f e e e e a :

0 Le ac f a .

1 ARM GIC 1 a e f a .

The ARM peripheral ID for a GIC

T e e , ePe e a ID e e ICPIDR0 ICPIDR7 def ea 64-b e e a ID. I c e ARM e e a , b [63:36] f a ID a e e e ed, RAZ. F e 4-21 b [35:0] f ePe e a ID f a GIC, a d Tab e 4-28 a e f ed e 64-b Pe e a ID.




Figure 4-21 ARM Peripheral ID fields for a GIC

Table 4-28 Fields in the GIC Peripheral ID, for an ARM implementation

Name	Bits	Source	Function, ARM-defined fields
-	[39:36]	ICPIDR4[7:4]	Re e ed
C a C de	[35:32]	ICPIDR4[3:0]	JEP106 c a c de f ARM
Re	[31:28]	ICPIDR3[7:4]	Re f e d
-	[27:24]	ICPIDR3[3:0]	Re e ed
A c Re	[23:20]	ICPIDR2[7:4]	A c ec a -def ed e be f e ARM GIC a c ec e, ee P ID2 R , ICPIDR2 a e 4-119

Table 4-28 Fields in the GIC Peripheral ID, for an ARM implementation (continued)

Name	Bits	Source	Function, ARM-defined fields
U e JEPc de	[19]	ICPIDR2[3]	I d ca e a e de f e e JEP106 c de de f ARM a e de e f e a c ec e
A c ID	[18:12]	ICPIDR2[2:0], ICPIDR1[7:4]	Ide f e ARM a e de e f e GIC a c ec e
De ID	[11:0]	ICPIDR1[3:0], ICPIDR0[7:0]	Ide f e e de ce a a a c a GIC e e a

4.4 CPU interface register descriptions

I e f		ec		de c be		e CPU		e face e		e :		
CP	I			C	R			, GICC CTLR		a e 4-125		
I		P		M	R			, GICC PMR		a e 4-131		
B		P		R				, GICC BPR		a e 4-133		
I		A			R			, GICC IAR		a e 4-135		
E		I			R			, GICC EOIR		a e 4-138		
R		P			R			, GICC RPR		a e 4-142		
H		P		P		I		R		, GICC HPPIR	a e 4-143	
A		B		P		R		, GICC ABPR		a e 4-145		
A		I		A			R		, GICC AIAR	a e 4-146		
A		E		I			R		, GICC AEOIR	a e 4-147		
A		H		P		P		I		R	, GICC AHPPIR	a e 4-148
A		P			R			, GICC APR		a e 4-149		
N	-			A		P			R		, GICC NSAPR	a e 4-151
CP	I				I			R		, GICC IIDR	a e 4-152	
D				I			R			, GICC DIR	a e 4-153.	
See CP												
a e 4-76 f add e f f e a d e e f a f e e e e												

4.4.1 CPU Interface Control Register, GICC_CTLR

The GICC_CTLR causes:

Purpose E ab e e a f e b e CPU e face e c ec ed ce , a d
de add a - e e c f e CPU e face. I a GIC 2 e e a ,
c de c f e (EOI) be a .

- Note

I a GIC 2 e e a a c de e GIC Sec E e , de e de EOI
c a e ded f :

Acce e f Sec e a e.T c a e e a d fb G 0 a d
G l e .

Acce e f N - ec e a e.T c a e e a d fG l
e .

T e EOI c affec e be a f acce e [GICC_EOIR](#) a d [GICC_DIR](#). See e
e e de c f e f a .

Usage constraints If $e \in \text{GIC}$ $e \in e$ $e \in \text{Sec}$ $E \in e$ $f \in c \in f$ $a \in c \in d$, e
 $e \in ca$ $e \in e$ $e \in \text{acce}$ $ce \in a$ $e \in e \in f \in d$ $e \in \text{Sec}$ $e \in \text{GICC_CTLR}$, ee
 C $a \in e$ 4-82.

Configurations If $e \in e \in a$, $e \in e$ de de de de
c fG 0 a d G 1 e .

If $e \in \text{GIC}$ $e \in e$ $e \in \text{Sec}$ $E \in e$:

e e ba ed deSec ea dN - ec ec e , ee [R](#)
a e [4-77](#)

e e e b a e a e d f f e e e Sec e a d N - ec e c e f e
e e, a d:

G e Sec e c f e e e ca c b G 0 a d G 1

G e N - e c e c f e e e c a c G l e .

Attributes See e e e a Tab e 4-2 a e 4-76.

F e 4-22 a e 4-126 a d Tab e 4-29 a e 4-126 e GICC_CTRLR b a e f a GIC 1
e e a , f

a e e a a d e c de e Sec E e

e N - ec e c f e e e , a e e a a c de e Sec E e .




Figure 4-22 GICC_CTLR bit assignments, GICv1 without Security Extensions or Non-secure

Table 4-29 GICC_CTLR bit assignments, GIC1 without Security Extensions or Non-secure

Bits	Name	Function
[31:1]	-	Reserved
[0]	Enable	<p>Enable the GIC1 CPU interface. The GIC1 CPU interface is disabled by default.</p> <p>0 Disabled</p> <p>1 Enabled</p>
<p>Note</p> <p>When the GIC1 CPU interface is enabled, the GIC1 CPU interface is enabled. When the GIC1 CPU interface is disabled, the GIC1 CPU interface is disabled. The GIC1 CPU interface is enabled by default.</p> <p>On GIC1, the GIC1 CPU interface is disabled by default. On GIC2, the GIC1 CPU interface is enabled by default.</p> <p>See E for details. D CP a e 4-77</p>		

[Figure 4-23](#) and [Table 4-30](#) show the GICC_CTLR bit assignments for the GIC2 with Security Extensions, Non-secure copy.




Figure 4-23 GICC_CTLR bit assignments, GICv2 with Security Extensions, Non-secure copy

Table 4-30 GICC_CTLR bit assignments, GIC2 with Security Extensions, Non-secure copy

Bits	Name	Function
[31:10]	-	Reserved
[9]	EOI mode NS	<p>Control the GIC2 CPU interface. The GIC2 CPU interface is disabled by default.</p> <p>0 Disabled</p> <p>1 Enabled</p> <p>See B for details. GICC EOIR, GIC 2 a e 4-140</p>
[8:7]	-	Reserved


Table 4-30 GICC_CTLR bit assignments, GIC2 with Security Extensions, Non-secure copy (continued)

Bits	Name	Function
[6]	IRQB D G 1	<p>When the interrupt is active, the CPU interface is enabled, the active state is maintained, and the interrupt is active.</p> <p>0: The interrupt is active, the CPU interface is disabled, and the active state is maintained.</p> <p>1: The interrupt is active, the CPU interface is enabled, and the active state is maintained.</p> <p>See I, GIC 2, a e 2-27 for details.</p>
[5]	FIQB D G 1	<p>When the interrupt is active, the CPU interface is enabled, the active state is maintained, and the interrupt is active.</p> <p>0: The interrupt is active, the CPU interface is disabled, and the active state is maintained.</p> <p>1: The interrupt is active, the CPU interface is enabled, and the active state is maintained.</p> <p>See I, GIC 2, a e 2-27 for details.</p>
[4:1]	-	Reserved
[0]	E ab eG 1	<p>When the interrupt is active, the CPU interface is enabled, the active state is maintained, and the interrupt is active.</p> <p>0: The interrupt is active, the CPU interface is disabled, and the active state is maintained.</p> <p>1: The interrupt is active, the CPU interface is enabled, and the active state is maintained.</p> <p>See E, D, CP, a e 4-77 for details.</p>

For [a e 4-24](#), [a e 4-128](#) and [Tab e 4-31](#), [a e 4-128](#) the GICC_CTLR bit assignments are as follows:

GIC 2: The interrupt is active, the CPU interface is disabled, and the active state is maintained.

GIC 1: The interrupt is active, the CPU interface is enabled, and the active state is maintained.



- a GICv2 only
- b When the GIC implementation includes the Security Extensions
- c EOImode in a GIC implementation that does not include the Security Extensions

Figure 4-24 GICC_CTLR bit assignments, GICv2 without Security Extensions or Secure

Table 4-31 GICC_CTLR bit assignments, GICv2 without Security Extensions or Secure

Bit	Name	Function
[31:11]	-	Reserved.
[10]	EOI deNS ^{ab}	<p> Affects EOI deNS for the non-secure domain, see Table 4-30 and Figure 4-126. In a GIC 2 implementation, a de-secure domain EOI, as in a GIC 1 implementation, is broadcast. </p>
[9]	EOI deS ^a	<p> Controls whether a secure GICC_EOIR and GICC_DIR are enabled. In a GIC 2 implementation, a secure EOI deNS broadcast is enabled for the non-secure domain. 0 GICC_EOIR and GICC_DIR are disabled. 1 GICC_EOIR and GICC_DIR are enabled. See Section 4.4.4.4 GICC_EOIR, GIC 2 and Figure 4-140 for details. </p>
<p>Note</p> <p> The broadcast EOI de-secure domain GIC 2 implementation. </p>		
[8]	IRQB D G 1 ^a	<p> Affects IRQB D G 1 for the non-secure domain, see Table 4-30 and Figure 4-126. In a GIC 1 implementation, broadcast. </p>
[7]	FIQB D G 1 ^a	<p> Affects FIQB D G 1 for the non-secure domain, see Table 4-30 and Figure 4-126. In a GIC 1 implementation, broadcast. </p>

Table 4-31 GICC_CTLR bit assignments, GICv2 without Security Extensions or Secure (continued)

Bit	Name	Function
[6]	IRQB D G 0 ^a	<p>When a IRQ b e CPU e face d ab ed, b a c e e eb a</p> <p>0 B a IRQ a a ed e ce</p> <p>1 B a IRQ a a ed e ce</p> <p>See I a e 2-31 f e f a . GIC 2 a e 2-27 a d <i>P</i> , GIC 2</p> <p>I a GIC 1 e e a , b e e ed.</p>
[5]	FIQB D G 0 ^a	<p>When a FIQ b e CPU e face d ab ed, b a c e e eb a</p> <p>0 B a FIQ a a ed e ce</p> <p>1 B a FIQ a a ed e ce</p> <p>See I a e 2-31 f e f a . GIC 2 a e 2-27 a d <i>P</i> , GIC 2</p> <p>I a GIC 1 e e a , b e e ed.</p>
[4]	CBPR ^c	<p>C e e e GICC_BPR de c c G 0 a d G 1 e .</p> <p>0 T de e ea ee , e: e GICC_BPR f G 0 e e GICC_ABPR f G 1 e .</p> <p>1 T de e ea ee e e GICC_BPR f b G 0 a d G 1 e .</p> <p>See T a e 3-57 f e f a ab</p> <p>GICC_CTLR.CBPR affec acce e GICC_BPR a d GICC_ABPR.</p>
[3]	FIQE	<p>C e e e CPU e face a G 0 e a a e ce e FIQ e IRQ a .</p> <p>0 S a G 0 e e IRQ a .</p> <p>1 S a G 0 e e FIQ a .</p> <p>T e GIC a a a G 1 e e IRQ a .</p> <p>Note</p> <p>If f a e e f a e a c de a e e a f GIC 1 e Sec E e , a e a e a ed b e IRQ a . I c e , e e a b 0. T e defa a e. See E GIC a e 3-68 f e f a .</p>

Table 4-31 GICC_CTLR bit assignments, GICv2 without Security Extensions or Secure (continued)

[illegible]

- a. GIC 2, ee^P, GIC 2 a e2-31 f e f a .
 b. W e eGIC e e eSec E e .
 c. SBPR GIC 1.
 d. E ab eNS GIC 1.
 e. T e e a a b f e e e ed f a c a e e a e f e e a e effec .
 f. E ab eS GIC 1.

F e f a ab e a f e a b a , c d e GIC 2 d ab e c
f f c a , ee *I* , *GIC 2* a e 2-27.

4 Programmers' Model

4.4 CPU interface register descriptions

```
// MaskRegRead()
// =====

bits(8) MaskRegRead()

    read_value = GICC_PMR<7:0>;
    if NS_access then                                     // A non-secure GIC access.
        if read_value<7> == '0' then
            read_value = '00000000';                     // A secure priority value, RAZ
        else
            read_value = LSL((read_value AND P_MASK), 1);
    return(read_value);

// MaskRegWrite()
// =====

MaskRegWrite(bits(8) value)

    if NS_access then                                     // A non-secure GIC access.
        mod_write_val = ('10000000' OR LSR(value, 1)) AND P_MASK;
        if GICC_PMR<7> == '1' then                       // Non-secure execution can only update the
            GICC_PMR[cpu_id]<7:0> = mod_write_val;        // Priority Mask Register if the current
                                                         // value is in the range 0x80 to 0xFF
        else
            IgnoreWriteRequest();
    else                                                  // A secure GIC access
        GICC_PMR<7:0> = value AND P_MASK;
```


———— **Note** ————

A a e N - ec e GICC_BPR a e **GICC_ABPR** ea a, a ce e ,a ce a
ca a e Sec e acce e e GIC ca acce e GICC_ABPR, c f e e ee e f
G 1 e .

T e f e d c de e effec f e GIC Sec E e acce e e e :

// BinaryPoi ntRegWri te()
// =====

Bi naryPoi ntRegWri te(bi ts(3) val ue)

```

i f NS_access && GICC_CTLR.CBPR == '1' then
    IgnoreWri teRequest();
el se
    GICC_BPR<2:0> = val ue;                // Banked regi ster

```

bi ts(3) Bi naryPoi ntRegRead()

```

read_val ue = GICC_BPR<2:0>;                // Banked regi ster
i f NS_access && GICC_CTLR.CBPR == '1' then
    read_val ue = GICC_BPR_Secure;          // The secure copy of the BPR
    i f read_val ue != 7 then
        read_val ue = read_val ue + 1;
return(read_val ue);

```


4. Bef e a ec ed e dea e f e e e e f a e3, e a e ed ce ead e
GICC_IAR. Beca e e e e ff ce a e ce , e GIC e
e ID a e f 1023.

The data feeded into the ID engine is the GIC engine, see [E](#)
[GICC IAR](#).

A - e ID e ed b a ead f e GICC IAR ca ed a a d e ID.

We eGIC e a ad e ID a ead f eGICC_IAR ea e ead a a ac ed e f a
e a d, a a de-effec f e ead, c a e e e a f e d ac e, ac e a d
e d f e e d a e f e e e .N a , e e d a e f a e e e f e
e e e - e e a d e a a e ed.

F e e ead fa a d l e ID f e GICC_IAR, e c e c e d c e e f a a c e
e [GICC](#) [BOIR](#).

Note

F c a b b e e e e G I C a c e c e e c f c a , A R M e c e d a
f a e e e e e e e e e a e e a d f e G I C C _ I A R , a d e a a e b a c e
G I C C E O I R e a c e e d c e f e e .

A ce ca ba a a d e ID, ee *I* ead e GICC_IAR a a e, GIC 2 e
f a *I-N* a e 3-41 f e

Effect of interrupt grouping on reads of the GICC_IAR

Note

Tec de a GICV IAR, ec ed ee a CPU e face.

We also used the GICC_IAR_e as a standard reference gene for normalization of the expression levels of the target genes.

e e e e a e d e f f f c e f b e a e d e c e , a d f ,
e e :

G e e e d e aG 0 aG 1 e
G e a e ab ed f a e .

for eGIC, e e e Sec E e , e e eGICC_IAR ead acce Sec e N - ec e
e a e f eGICC_CTLR.Ac C b .

Read f e GICC_IAR a d e a a d e ID e a e ID, ID 1022 1023, ee
S *GIC* a e 3-50. Tab e 4-35 a b e
 GICC_IAR ead f a GIC a e a CPU e face a e e e Sec
 E e . F a GIC 2 CPU e face a d e e e e Sec E e , a e e e ce e
 f N - ec e GICC_IAR ead a .

Table 4-35 Effect of interrupt grouping and the Security Extensions on reads of GICC_IAR

State	GICC_IAR read	GICC_CTLR.AckCtI	Returned interrupt ID
H e e d e a G 1	N - ec e		ID f G 1 e
	Sec e	1	ID f G 1 e
		0	I e ID 1022

Table 4-35 Effect of interrupt grouping and the Security Extensions on reads of GICC_IAR (continued)

State	GICC_IAR read	GICC_CTLR.AckCtI	Returned interrupt ID
High priority pending	Non-secure		Interrupt ID 1023
	Secure		Interrupt ID 0
Non-pending			Interrupt ID 1023
Interrupt disabled			Interrupt ID 1023

a. Of these, the behaviour of the CPU interface is as follows.

```

// Read GICC_IAR()
// =====
//
// Value of GICC_IAR read by a CPU access
//

bits(32) ReadGICC_IAR(integer cpu_id)

    pendingID = HighestPriorityPendingInterrupt(cpu_id);

    if ( !IsGroupInterrupt(pendingID) && (GICD_CTLR.EnableGrp0 == '0' || GICC_CTLR.EnableGrp0 == '0') ||
        (!IsGroupInterrupt(pendingID) && (GICD_CTLR.EnableGrp1 == '0' || GICC_CTLR.EnableGrp1 == '0')) )
    then
        pendingID = 1023; // If the highest priority isn't enabled, then no interrupt

    if pendingID != 1023 then // An enabled interrupt is pending
        if IsGroupInterrupt(pendingID) then // Highest priority is Group 0
            if NS_access then
                pendingID = 1023;
            else // Highest priority is Group 1
                if !NS_access && (GICC_CTLR[cpu_id].AckCtI == '0') then
                    pendingID = 1022;

        cpuID = 0; // Must be zero for non-SGI interrupts

    if pendingID < 16 then // 0..15 are Software Generated Interrupts
        sgiID = SGI_CpuID(pendingID); // value is IMPLEMENTATION DEFINED

    if pendingID < 1020 then // Check that it is not a spurious interrupt
        AcknowledgeInterrupt(pendingID); // Set active and attempt to clear pending

    rval = 0;
    rval <12:10> = sgiID;
    rval <9:0> = pendingID;

    return(rval);

```

4.4.5 End of Interrupt Register, GICC_EOIR

The GICC_EOIR case case:

Purpose A ce e e e f e CPU e face e e :
a a c eed e ce f e ec fed e
a GIC 2 e e a , e e a a e [GICC_CTLR](#).EOI de b e
1, d ca e a e e face d e f d f e ec fed
e ,

See [P](#) [a e 3-38 f](#) [e f](#) [a](#) .

Usage constraints

[illegible]

Attributes See Tab e 4-2 a e 4-76.

F e 4-28 e GICC_EOIR b a e .

Figure 4-28 GICC_EOIR bit assignments

Tab e 4-36 e GICC EOIR b a e .

See [P e e](#). [a e 3-38 f](#) [e f](#) [a](#) [ab](#) [e effec](#) [f a](#) [e](#)

F e e ead fa a d l e ID f e GICC_IAR, e c e c e d c e e f a a c e
e GICC_BOIR. T e a e e e GICC_BOIR b e e e ID ead f e GICC_IAR.

If a ead f e **GICC IAR** e e ID f a e , f a e d e a e a e a c e d

F e d e , e d e f e GICC_EOIR b e e e e f e d e f e
ac ed e e . Be a UNPREDICTABLE f e e :
e de c a ead f e GICC_IAR a d e e GICC_EOIR a e a a ed
e a e a e e GICC_EOIR d e a c a ac e e , e ID fa e .

T e effec f GICC_EOIR a a d e ID UNPREDICTABLE fa f ef a :
e a e e d e a c e a a d e a e ead f e I e Ac ed e e e
ee a d ac ed ed e
e d ca ed e a a ead bee bec a EOI e e .

F a e e a e a a GIC 1 e e a e GIC Sec E e , ee e f e
f ec f e f a :

B GICC EOIR, GIC 1 S E .
B GICC EOIR, GIC 2 a e 4-140.

Behavior of writes to GICC_EOIR, GICv1 with Security Extensions

If a CPU e face a GIC 1 e e a e e e GIC Sec E e , e e a e e
 GICC_EOIR e e e ac e a f e de fed e de e d :
 e e e de fed e G 0 G 1
 e e e GICC_EOIR e Sec e N - ec e
 e a e f e [GICC_CTLR](#).Ac C b .

Tab e 4-37 a b e e f a e e GICC_EOIR.

Table 4-37 Effect of the Security Extensions on writes to GICC_EOIR

Interrupt status		GICC_EOIR write	GICC_CTLR.AckCtl	Active status removed
G	0	N - ec e		N
		Sec e		Ye
G	1	N - ec e		Ye
		Sec e	1	Ye
		Sec e	0	UNPREDICTABLE

We **GICC_CTLR**.Ac C == 0, e de e e e f **GICC_EOIR** e e a e **GICC_IAR** ead
 a e de e de f Sec e a d N - ec e e e acce e .T ea :
 a Sec e e **GICC_EOIR** c e d e ece Sec e ead f **GICC_IAR**
 a N - ec e e **GICC_EOIR** c e d e ece N - ec e ead f **GICC_IAR**
 a Sec e e e **GICC_AEOIR** c e d e ece Sec e ead f e **GICC_AIAR**.

W e GICC_CTLR.Ac C ==1, e de e e e f Sec e GICC_EOIR e e a e GICC_IAR
ead a e acc f e ec e e f e GICC_IAR acce e .T ea a a Sec e e
GICC_EOIR c e d e ece ead f GICC_IAR, e a d e f e ec e e f a ead f
GICC_IAR.

————— Note —————

T e a e f GICC_CTLR.Ac C a effec e be a f N - ec e e e acce e .A N - ec e
e GICC_EOIR c e d e ece N - ec e ead f GICC_IAR. H e e , e
GICC_CTLR.AcKC e 0, N - ec e f a e e f a GICC_IAR e f a e f
Sec e f a e a a ead e f ed e GICC_IAR e f a e . If d e , e effec f e e
UNPREDICTABLE.

Behavior of writes to GICC_EOIR, GICv2

See [P](#) [a](#) [e](#) [3-38](#) f [e](#) [e](#) [a](#) [f](#) [a](#) [ab](#) [e](#) [effec](#) [f](#) [e](#)
GICC_EOIR, a d ab e b e e a a f e GIC d a d e deac a e e a a
GIC 2 e e a .

I a GIC 2 e e a , e GICC CTLR.Ac C e 0:

GICC_EOIR	ed f	ce	G	0	e
GICC_AEOIR	ed f	ce	G	1	e

I a GIC 2 e e a a c de e GIC Sec E e :

GICC CTLR.EOI deS c e be a f Sec e acce e GICC EOIR a d GICC AEOIR

GICC CTLR.EOI deNS c e be a fN - ec e acce e GICC EOIR

e GICC CTLR.Ac C e 0:

G aN - ec e e GICC EOIR c e d e ece N - ec e ead fGICC IAR

G a Sec e e e GICC_AEOIR c e d e ece Sec e ead f e
GICC AIAR.

Tab e 4-38

Table 4-38 Priority drop effect of GICC_EOIR writes

GICC_EOIR access	GICC_CTLR.AckCtl	Highest priority active interrupt	Effect
N - ec e -		G 1	Pe f d f G 1 e .I eAc e P e e e ,cea e e ac eG 1 e e
N - ec e -		G 0	A c ec a UNPREDICTABLE. T acce affec e e fac eG 0 e e . ———— Note ———— T e e a e a IMPLEMENTATION DEFINED effec . F e a e,a e e a cea e e ac eG l e e eAc eP e e e .
Sec e 0	-		Pe f d f G 0 e .I eAc e P e e e ,cea e e ac eG 0 e e .
Sec e 1	-		Pe f d .T e ,a d d ,a e acc f e .I eAc eP e e e , cea e e ac e e e.T ca bee e aG 0 aG l ac e de e d c e e .If e e ac e e e f b G 0a dG l a e e a e, e effec UNDEFINED.

Table 4-39 , f a GIC 2 e e a , e ec e e f e GICC_EOR acce , a d e a e f e GICC_CTLR c b , de e e e e a a d GICC_EOIR e deac a e e de fed e . If e GIC d e e e e GIC Sec E e , e e e f e N - ec e GICC_EOIR acce e d a .

Table 4-39 Deactivate interrupt effect of GICC_EOIR writes

GICC_EOIR access	GICC_CTLR.AckCtl	EOImode bit ^a	Identified interrupt	Effect
N - ec e	-	0	G 1	I e deac a ed
N - ec e	-	0	G 0	Acce ed
Sec e	-	0	G 0	I e deac a ed
Sec e	1	0	G 1	I e deac a ed
Sec e	0	0	G 1	UNPREDICTABLE
-	-	1	-	I e e a ac e

a. F a GIC 2 e e a a d e c de e Sec E e .

F a GIC 2 e e a a c de e Sec E e , GICC_CTLR.EOI de ca ed:

GICC_CTLR.EOI deS f Sec e acce e GICC_EOIR. T e a a e Sec e acce e
GICC_AEOIR

GICC_CTLR.EOI deNS f N - ec e acce e GICC_EOIR.

4.4.6 Running Priority Register, GICC_RPR

	<p>The GICC_RPR can be accessed by:</p>
Purpose	<p>Indicates the Running Priority of the CPU interface.</p>
Usage constraints	<p>If the access is to the CPU interface, the access is Idempotent.</p>
	<p>Note</p> <p>Software can determine the effective priority of the CPU interface by reading the Priority field:</p> <p>If the GIC is in Secure state, the effective priority is the value of the Priority field. If the GIC is in Non-secure state, the effective priority is the value of the Priority field AND the Priority Mask (0x80).</p> <p>For more information, see Section 4.4.1.</p>
Configurations	<p>The GICC_RPR is available for the CPU interface. If the GIC is in Secure state, the GICC_RPR is available for the CPU interface.</p>
Attributes	<p>See Section 4.4.1 for more information.</p>
Field 4-29	<p>The GICC_RPR bit assignments are:</p>



Figure 4-29 GICC_RPR bit assignments

Table 4-40 GICC_RPR bit assignments

Table 4-40 GICC_RPR bit assignments

Bit	Name	Description
[31:8]	-	Reserved.
[7:0]	P	Effective priority of the CPU interface.

The following code demonstrates how to read the GICC_RPR register.

```

// Read GICC_RPR()
// =====
//
// Value of GICC_RPR read by a processor access
//

bits(8) ReadGICC_RPR()

    read_value = GICC_RPR<7:0>;
    if NS_access then
        if read_value<7> == '0' then
            read_value = '00000000';
        else
            read_value = LSL((read_value AND P_MASK), 1);
    return(read_value);

```


Read from GICC_HPPIR and the accessed ID is a GIC ID, ID 1022 or 1023, see [Section 4.3.50, Table 4-42](#).
GICC_HPPIR read from a CPU interface is the Security Extensions GIC ID. If the CPU interface is a Security Extensions GIC ID, the GICC_HPPIR read decodes to the Security Extensions GIC ID.

Table 4-42 Effect of the Security Extensions on GICC_HPPIR reads

Current state	GICC_HPPIR read	GICC_CTLR.AckCtl	Returned interrupt ID
Hardware G1	None		ID of G1
	Security	0	Security ID 1022
		1	ID of G1
Hardware G0	None		Security ID 1023
	Security		ID of G0
None			Security ID 1023

The following code illustrates the effect of the GIC Security Extensions on the GICC_HPPIR read:

```
// Read GICC_HPPIR()
// =====
//
// Value of GICC_HPPIR read by a CPU access

bits(32) ReadGICC_HPPIR(integer cpu_id)
// cpu_id identifies the accessed CPU interface
// GICC_CTLR[cpu_id] is the GICC_CTLR register for that interface

pendID = HighestPriorityPendingInterrupt(cpu_id);

if (IsGroup0Interrupt(pendID) && GICD_CTLR.EnableGrp0 == '0') ||
    (!IsGroup0Interrupt(pendID) && GICD_CTLR.EnableGrp1 == '0')
then
    pendID = 1023; // If required group is not enabled, then no interrupt

if GICC_MASK_HPPIR // GICC_MASK_HPPIR indicates the IMPLEMENTATION DEFINED
// choice whether GICC_CTLR.EnableGrp{0,1} being zero
then // returns a spurious interrupt
    if (IsGroup0Interrupt(pendID) && GICC_CTLR[cpu_id].EnableGrp0 == '0') ||
        (!IsGroup0Interrupt(pendID) && GICC_CTLR[cpu_id].EnableGrp1 == '0')
    then
        pendID = 1023; // If required group is not enabled, then no interrupt

    if pendID != 1023 then // An enabled interrupt is pending
        if IsGroup0Interrupt(pendID) then // Highest priority is Group 0
            if NS_access then
                pendID = 1023;
            else // Highest priority is Group 1
                if !NS_access && (GICC_CTLR[cpu_id].AckCtl == '0') then
                    pendID = 1022;

        cpuID = 0; // Must be zero for non-SGI interrupts

        if pendID < 16 then // 0 .. 15 are Software Generated Interrupts
            sgiID = SGI_CpuID(pendID); // value is IMPLEMENTATION DEFINED

        rval = 0;
        rval < 12: 10> = sgiID;
        rval < 9: 0> = pendID;

    return(rval);
```


4.4.9 Aliased Interrupt Acknowledge Register, GICC_AIAR

The GICC_AIAR contains the following information:

Purpose An alias for the GICC_IAR. The GICC_AIAR is used to acknowledge the interrupt. The GICC_AIAR is used to acknowledge the interrupt. The GICC_AIAR is used to acknowledge the interrupt.

Usage constraints If the GICC_IAR is used to acknowledge the interrupt, the GICC_AIAR must not be used to acknowledge the interrupt.

Configurations The GICC_AIAR is used to acknowledge the interrupt. If the GICC_IAR is used to acknowledge the interrupt, the GICC_AIAR must not be used to acknowledge the interrupt. The GICC_AIAR is used to acknowledge the interrupt. The GICC_AIAR is used to acknowledge the interrupt.

Attributes See the GICC_AIAR in Table 4-2 for more information.

Figure 4-32 shows the GICC_AIAR bit assignments.




Figure 4-32 GICC_AIAR bit assignments

Table 4-44 shows the GICC_AIAR bit assignments.

Table 4-44 GICC_AIAR bit assignments

Bit	Name	Function
[31:13]	-	Reserved, SBZ.
[12:10]	CPUID	For SGI, the CPUID field is used to identify the CPU. The CPUID field is used to identify the CPU. The CPUID field is used to identify the CPU.
[9:0]	Interrupt ID	The Interrupt ID field is used to identify the interrupt. The Interrupt ID field is used to identify the interrupt. The Interrupt ID field is used to identify the interrupt.

4.4.11 Aliased Highest Priority Pending Interrupt Register, GICC_AHPPIR

The GICC_AHPPIR contains the following information:	
Purpose	<p>Provides the highest priority pending interrupt for each GIC processor.</p> <p>If the GIC processor is in the CPU interface, the GIC processor ID is 1023.</p>
Usage constraints	<p>None. The GIC processor ID is 1023.</p> <p>If the GIC processor is in the CPU interface, the GIC processor ID is 1023.</p>
Configurations	<p>The GICC_AHPPIR is configured as follows:</p> <p>If the GIC processor is in the CPU interface, the GICC_AHPPIR is configured as follows:</p> <p>None. The GICC_AHPPIR is configured as follows:</p> <p>If the GIC processor is in the CPU interface, the GICC_AHPPIR is configured as follows:</p>
Attributes	<p>See the GICC_AHPPIR bit assignments in Table 4-2 and Figure 4-76.</p>
Figure 4-34	<p>The GICC_AHPPIR bit assignments are as follows:</p>



Figure 4-34 GICC_AHPPIR bit assignments

Table 4-46 GICC_AHPPIR bit assignments

Table 4-46 GICC_AHPPIR bit assignments

Bit	Name	Description
[31:13]	-	Reserved.
[12:10]	CPUID	<p>On the GICC_AHPPIR, the CPUID field is used to identify the GIC processor. The CPUID field is used to identify the GIC processor. The CPUID field is used to identify the GIC processor.</p> <p>The CPUID field is used to identify the GIC processor. The CPUID field is used to identify the GIC processor. The CPUID field is used to identify the GIC processor.</p>
[9:0]	PENDINTID	<p>The GICC_AHPPIR contains the highest priority pending interrupt for each GIC processor. The GICC_AHPPIR contains the highest priority pending interrupt for each GIC processor. The GICC_AHPPIR contains the highest priority pending interrupt for each GIC processor.</p> <p>The GICC_AHPPIR contains the highest priority pending interrupt for each GIC processor. The GICC_AHPPIR contains the highest priority pending interrupt for each GIC processor. The GICC_AHPPIR contains the highest priority pending interrupt for each GIC processor.</p>

Implementation of the GICC registers:

Non-secure accesses to the GICC registers are handled by the GICC registers. Secure accesses to the GICC registers are handled by the GICC registers. The GICC registers are implemented as follows:

GICC_NSAPRn: Non-secure accesses to the GICC registers are handled by the GICC registers. Secure accesses to the GICC registers are handled by the GICC registers. The GICC registers are implemented as follows:

GICC_APRn: Non-secure accesses to the GICC registers are handled by the GICC registers. Secure accesses to the GICC registers are handled by the GICC registers. The GICC registers are implemented as follows:

Table 4-47: GICC_APRn register implementation.

Table 4-47 Active Priorities register implementation					
Minimum value of Secure GICC_BPR	Minimum value of Non-secure GICC_BPR	Maximum number of group priority bits	Maximum number of preemption levels	GICC_APRn implementation	View of Active Priorities Registers for Non-secure accesses ^a
3	4	4	16	GICC_APR0[15:0]	GICC_NSAPR0[15:8] and GICC_APR0[7:0]
2	3	5	32	GICC_APR0[31:0]	GICC_NSAPR0[31:16] and GICC_APR0[15:0]
1	2	6	64	GICC_APR0-GICC_APR1	GICC_NSAPR1 and GICC_APR0
0	1	7	128	GICC_APR0-GICC_APR3	GICC_NSAPR2-GICC_NSAPR3 and GICC_APR0-GICC_APR1

^a Implementation of the GICC registers.

4.4.13 Non-secure Active Priorities Registers, GICC_NSAPRn

The GICC_NSAPR c a a c e c a e:

Purpose	<p>The application implements the defined elements as described. The following table summarizes the purpose of each element.</p> <p>Sf are used to define the elements. The following table summarizes the purpose of each element:</p> <ul style="list-style-type: none"> GICC_APR: The application uses GICC_APR to define the elements. GICC_NSAPR: The application uses GICC_NSAPR to define the elements. <p>I am aware that the application uses the following elements:</p> <ul style="list-style-type: none"> N - ec eacce e ca e fee Sec e Sec e f ae ec ced ce ca ae e e ec eeac e e ae e GICC_APR ad e GICC_NSAPR e e .
Usage constraints	<p>A few elements are implemented as follows:</p> <ul style="list-style-type: none"> beca eGIC 2 aa ee eab aade ea GIC ae, e GICC_NSAPR e e be ee a GIC eea a e e a a c de eSec E e , eee eae acce be b Sec eacce e .
Configurations	<p>The application uses the following configurations:</p> <ul style="list-style-type: none"> E e . Tee e ca aeee ed GIC 1. TeeaeSec e e e . T e be fAc eP e e e e e edde d e be fee f ee e e ed, ee Tab e 4-47 a e 4-150.
Attributes	<p>See e e e a Tab e 4-2 a e 4-76.</p> <p>The application uses the following attributes:</p> <ul style="list-style-type: none"> e e be a ee c a ee e ed ace. Tee ef e, e e e ed GICC_NSAPR e e e de ca f a e GICC_APR e e e, b c a eac e e fG 1 e a e a G 0 e . If eGIC e e a c de eSec E e , e e aff eee e ca beacce ed b N - ec e f aeacce eN - ec ec e f eGICC_APR e e , b e eacce e e aN - ec e e f e e e , a Tab e 4-47 a e 4-150 . <p>See A P R , GICC APR a e 4-149 e f a ab e e e a f e e e e .</p>

4.4.14 CPU Interface Identification Register, GICC_IIDR

	<p>The GICC_IIDR contains the following information:</p>
Purpose	<p>Provides information about the GICC_IIDR for the CPU interface.</p>
Usage constraints	<p>None.</p>
Configurations	<p>The GICC_IIDR is implemented in the GICC. If the GICC is implemented in the Secure EL, the GICC_IIDR is implemented in the Secure EL.</p>
Attributes	<p>See the GICC_IIDR in Table 4-2 and Figure 4-76.</p>
Figure 4-35	<p>The GICC_IIDR bit assignments.</p>




Figure 4-35 GICC_IIDR bit assignments

Table 4-48 GICC_IIDR bit assignments

Table 4-48 GICC_IIDR bit assignments

Bit	Name	Description
[31:20]	ProductID	ARM IMPLEMENTATION DEFINED
[19:16]	Architecture version	The architecture version of the GICC, as defined in the GICC architecture specification. The architecture version is defined as follows: <ul style="list-style-type: none"> 0x1f: GICC 1 0x2f: GICC 2.
[15:12]	Revision	ARM IMPLEMENTATION DEFINED
[11:0]	Implementer	<p>Contains the JEP106 code for the implementer of the GICC CPU interface:^a</p> <p>Bits [11:8] The JEP106 code for the implementer.</p> <p>Bit [7] A reserved bit.</p> <p>Bits [6:0] The JEP106 code for the implementer.</p>

^a For ARMv8-A, the JEP106 code is 0x43B.

Behavior of writes to the GICC_DIR

Read the field in GICC_CTLR.AckCtl:

If the field is deasserted, the Secure EL1, and the GICC_DIR deasserted, the effect is the same as if the field is asserted and GICC_CTLR.AckCtl is 0.

If the field is asserted, the Secure EL1, and the GICC_DIR deasserted, the effect is the same as if the field is asserted and GICC_CTLR.AckCtl is 1.

If the field is asserted, the GICC_DIR deasserted, and the field is asserted, the effect is the same as if the field is asserted and GICC_CTLR.AckCtl is 1.

Add the field to the GICC_DIR deasserted, and the field is asserted, the effect is the same as if the field is asserted and GICC_CTLR.AckCtl is 1.

Add the field to the GICC_DIR deasserted, and the field is asserted, the effect is the same as if the field is asserted and GICC_CTLR.AckCtl is 1.

Table 4-50 Behavior of GICC_DIR writes

GICC_CTLR.AckCtl	GICC_DIR write	Interrupt group	Effect
Not asserted	G 1	Interrupt group 1	Interrupt deasserted.
Not asserted	G 0	Interrupt group 0	Interrupt deasserted.
Asserted	Secure	Secure	Interrupt deasserted.

4.5 Preserving and restoring GIC state

Save the state of the GIC, including the state of the GICD and GICC registers, before the CPU enters a low-power state. The state of the GIC is saved to the GIC state save area (GICSSA) and the state of the GICC registers is saved to the GICC state save area (GICCSA).

The state of the GIC is restored from the GICSSA and the state of the GICC registers is restored from the GICCSA.

The state of the GIC is restored from the GICSSA and the state of the GICC registers is restored from the GICCSA.

Note

If the state of the GIC is saved to the GICSSA and the state of the GICC registers is saved to the GICCSA, the state of the GIC is restored from the GICSSA and the state of the GICC registers is restored from the GICCSA.

The state of the GIC is restored from the GICSSA and the state of the GICC registers is restored from the GICCSA.

After the state of the GIC is restored from the GICSSA and the state of the GICC registers is restored from the GICCSA, the state of the GIC is restored from the GICSSA and the state of the GICC registers is restored from the GICCSA.

GIC Support for Virtualization

[illegible]

GIC [a e 4-74](#) de c be e a c e f e GIC e e , c ea a :
a a e a GICH_ dca e a e e de c bed *GIC* [a e 5-167](#)
a a e a GICV_ dca e a e e de c bed *GIC* *CP* [a e 5-179](#).

A a ca CPU e face, e a CPU e face a a e f e e e d
e a ffce .H e e, e aed e a a e a e a a ca e .
TeL e e dca e e e e e G 0 G 1ad eef e e e aed a a
a IRQ a a FIQ.

Te a ac e:
ac ed e a a e b ead f eI e Ac ed eRe e .
dca e e a c eed e ce b eEd fI e Re e .

Te e da e eL e e .See [A](#) [a e 5-162](#) f
e f a .

[F e 5-1](#) e de f e e a GIC a ARM 7-A ce a e e e ce
V a a E e .




Figure 5-1 Implementing the GIC with an ARM processor that supports virtualization

5.2 Managing the GIC virtual CPU interface

The description of ARM defines a ARM 7-A core architecture.

The , a feature, a feature GIC architecture, c f:

List registers Used defines a CPU interface. The e
a acce e e e d ec , e a CPU e face.

Management registers

Used a feature a CPU interface, a d a e d e e e e c be ee
a ac e .

Once , e e :

c f e IRQ be a e H de, a a d e a IRQ ef

e e a e 2N - e e a d e a a :

G a a G e OS acce e e GIC D b e e , a ca d e e e a
d b e f e a c a ac e

G e e a e a ac e ca acce e GIC a e face c e e

G e a e GIC CPU e face e e a d e a c e e GIC a CPU e face e e .

c f e e e d a e a c e e f e a CPU e face, ee [M](#)
[a e 5-164](#).

The e c , a d c e be ee , e a ac e . We a a a ac e, a
eL e e d e e e a a e be a a ac e.

We e e e a ca IRQ, e e d e e e e e d d e a f e e a d e e e :

P c e e e e e f, f e a e f e IRQ a a e a c e e f e a CPU
e face. I e deac a e e ca e .

Ge e a e a a e . De e d e e a d e a e e d a ac e, e
e a e e f e f ac :

G If e e f e c e a ac e, da e eL e e d e a f e e ,
e d e f e e a a e b e e c e a ac e. If e e a c e eL
e e , a e e c e e e d e a ca be added a a e a e. See [L](#)
[a e 5-161](#) f e f a .

G Rec d a e e f a d f f e e a ac e b a d e a f e e a a f
e e a e a c a e d a a ac e.

G S c e a d f f e e a ac e a ca a d e e e . I d a e e
e a e f e c e a ac e, e f a eL e e , a d
e a eL e e , d c a e e e a e f e e a ac e, c d e
a e f e e a a a e d.

The a ac e acce e e GIC a CPU e face e e . T e e e e a e e a e e e a f a
a e ca CPU e face e e , a d, a ca e e a e a ac e b e e e acce
a ca CPU e face. T e e acce e d a e e a e a d a b eL e e .

We e a ac e a d e a a e , e e a CPU e face d c a e e a
f e d c e . T e a CPU e face a c e e ca D b a d e
ca D b e deac a e e e .

Note

The e a f e GIC a c e c e. I e d b e ARM 7-A A c e c e V a a
E e . T e e a N - e c e f a e H de. See e *ARMA* R
M , *ARM 7-A* *ARM 7-R* f e f a .

The architecture defines the following registers:

L
C
A [a e 5-162](#)
GIC [a e 5-164](#)
M [a e 5-164](#)
S - [a e 5-165](#)
GIC *E* [a e 5-165](#).

5.2.1 List registers and virtual interrupt handling

When a GIC virtual CPU is created, the virtual CPU interface is initialized. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

Note
The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

The GIC virtual CPU interface defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

5.2.2 Completion of virtualized physical interrupts

The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*. The architecture defines the following registers: *L*, *C*, *A*, *GIC*, *M*, *S*, and *E*.

1. EOI
2. deactivation

The `EOI` and `EOI` fields:

1. The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

Note

The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

2. The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

If the `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

The `EOI` and `EOI` fields are used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC. The `EOI` field is used to indicate the state of the GIC.

The following are:

GICV_IAR and GICV_AIAR

The address of the GICV_IAR and GICV_AIAR is determined by the AArch64 ID register:

The address of the GICV_IAR is determined by the AArch64 ID register.

The address of the GICV_AIAR is determined by the AArch64 ID register.

GICV_EOIR and GICV_AEOIR

The EOIR and EOIR are determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register.

The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register.

GICV_IAR and GICV_EOIR:

GICV_IAR and GICV_EOIR:

GICV_IAR and GICV_EOIR:

The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register.

The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register.

GICV_IAR and GICV_EOIR:

GICV_IAR and GICV_EOIR:

GICV_IAR and GICV_EOIR:

The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register. The EOIR is determined by the AArch64 ID register.

Table 4-37: AArch64 ID register. GICV_AEOIR affected by GICV_CTLR.Ac C.

GICV_HPIR and GICV_AHPIR

The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register.

The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register.

The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register.

Table 4-42: AArch64 ID register. GICV_HPIR affected by GICV_CTLR.Ac C.

The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register. The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register. The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register.

The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register. The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register. The address of the GICV_HPIR and GICV_AHPIR is determined by the AArch64 ID register.

A a ac e ca de ac a e e e f a :

GICV_CTLR.EOImode == 0

T e GIC deac a e a d a e e d ec , a , GICV_EOIR d e
f a e a d deac a e a e . T e GICH_LR

G 1 a e a e e a b e d.
G 0 a e a e d a b e d.
G 1 a e a e d a b e d.
T e e a e e d e e L e e e .
A e a e E O I e e c c a d L e e e f e c e d e .
T e e a e a d e e , e a d e , e L e e e . T a d e f c d .
A e a e L e e e a e c e e d a E O I e e e .

See [M](#) [I](#) [S](#) [R](#) , [GICH MISR](#) [a e 5-172](#) f e f a a b e c a d
a e f a e a c e e .

5.2.6 Software-generated interrupts

T e f e f f a e - e e a e d e e e :

Hypervisor-generated interrupts

A e c a e e a e a e a d a e a c e d c a e , b
c e a a e e L e e e G I C H _ L R . H W b c e a e d 0 . T e e c a
c e e e a e a a a a c e e a d e G I C V _ I A R G I C V _ A I A R
e e a c e d e e e , b e e e e a :
a S G I , a C P U I D a e d e d a d e e e I D
a P P I S P I , e C P U I D a e e 0 .
T e e c a a e e C P U I D a e , b b e c e e e e f e
d c a e d b e G I C H _ L R . V a I D f e d . W e e E O I f c a e e a C P U
e f a c e , e L e e a e a f f e c t e d , a d f c a e e D b . See [L](#)
[R](#) , [GICH LR](#) [a e 5-176](#) f e f a .

Distributor-generated interrupts

B e c a e e a d a e e d e a c a e c a d e S G I , e e
a e S G I a f e D b e a e a a e - e e a e d e .
T e e c a a e e G I C H _ L R . C P U I D f e d , b e c a e f e d e e d b e
e a e a a f e a S G I . See [C](#) [a e 5-161](#)
f e f a a b d e a c a a e d S G I .

5.2.7 GIC Virtualization Extensions register mapping

I a G I C e e a a c d e e V a a E e , e G I C d e a a C P U e f a c e ,
a c e e e f a e f a c e c e e , f e a c c e e e . T e G I C a e e e
a e f a c e c e e a c c e b e e f a :


Redirection through a common base address

T e e a c d e a f e a e f a c e c e e . E a c
c e e e c a a c c e G I C a e f a c e c e e b a e
a d d e . T e C P U I D f e c e e e a c c e e d e c e a c c e e G I C a
e f a c e c e e f a c e .

Processor-specific base addresses

I a d d e c b a e a d d e , e e a c a , f e a c c e e e ,
a c e - e c f c b a e a d d e f e G I C a e f a c e c e e . A c e c a
e e e a d d e e a c c e G I C a e f a c e c e e , a c c e e G I C
a e f a c e c e e f a c e c e e .

[F e 5-2](#) [a e 5-166](#) e e a .



† Use of the processor-specific base addresses is shown in full only for accesses by processor 0

Figure 5-2 GIC virtual interface control register mappings

5.3 GIC virtual interface control registers

The GIC virtual interface control registers are located in the GIC virtual interface control register space. The GIC virtual interface control registers are located in the GIC virtual interface control register space.

Note

A GIC virtual interface control register is a 32-bit register. The register is reset to RAZ/WI.

Table 5-1 GIC virtual interface control register map

Table 5-1 GIC virtual interface control register map

Offset	Name	Type	Reset	Description
0x00	GICH_HCR	RW	0x00000000	Hypercall Register
0x04	GICH_VTR	RO	IMPLEMENTATION DEFINED	Virtualization Control Register
0x08	GICH_VMCR	RW	IMPLEMENTATION DEFINED	Virtualization Control Register
0x0C	-	-	-	Reserved
0x10	GICH_MISR	RO	0x00000000	Machine Synchronization Register
0x14-0x1C	-	-	-	Reserved
0x20	GICH_EISR0	RO	0x00000000	Event Injection Status Register 0, see GICH_EISR
0x24	GICH_EISR1	RO	0x00000000	Event Injection Status Register 1
0x28-0x2C	-	-	-	Reserved
0x30	GICH_ELSR0	RO	IMPLEMENTATION DEFINED ^a	Event List Status Register 0, see GICH_ELSR
0x34	GICH_ELSR1	RO	IMPLEMENTATION DEFINED ^a	Event List Status Register 1
0x38-0xEC	-	-	-	Reserved
0xF0	GICH_APR	RW	0x00000000	Active Processor Register
0xF4-0xFC	-	-	RAZ/WI	Reserved for GICH_APR1-GICH_APR3
0x100	GICH_LR0	RW	0x00000000	Logical Register 0-63, see GICH_LR
...	-	-	-	
0x1FC	GICH_LR63	RW	0x00000000	Logical Register 63

a. Each bit in the register is read-only. The register is reset to RAZ/WI.

Table 5-2 GICH_HCR bit assignments (continued)

Bit	Name	Description
[5]	VG_0DIE	<p>VM D ab e G 0 I e E ab e.</p> <p>E ab e e a fa a e a ce e e a f G 0 e f e a</p> <p>CPU e face e c e c e d a a c e d ab ed:</p> <p>0 Ma e a ce e d ab ed.</p> <p>1 Ma e a ce e a ed e GICV_CTLR.E ab e G 0 e 0.</p>
[4]	VG_0EIE	<p>VM D ab e G 0 I e E ab e.</p> <p>E ab e e a fa a e a ce e e a f G 0 e f e a</p> <p>CPU e face e c e c e d a a c e e e ab ed:</p> <p>0 Ma e a ce e d ab ed.</p> <p>1 Ma e a ce e a ed e GICV_CTLR.E ab e G 0 e 1.</p>
[3]	NPIE	<p>N Pe d I e E ab e. E ab e e a fa a e a ce e e e d</p> <p>e e e e L e e ;</p> <p>0 Ma e a ce e d ab ed.</p> <p>1 Ma e a ce e a ed e e L e e c a e e</p> <p>e d a e.</p>
[2]	LRENPIE	<p>L Re e E N P e e I e E ab e. E ab e e a fa a e a ce e e</p> <p>e a CPU e face d e a e a c e d a d L e e e f a EOI e e :</p> <p>0 Ma e a ce e d ab ed.</p> <p>1 A a e a ce e a e ed e e EOIC f e d 0.</p>
[1]	UIE	<p>U de f I e E ab e. E ab e e a fa a e a ce e e e L e e</p> <p>a e e , d e a d e :</p> <p>0 Ma e a ce e d ab ed.</p> <p>1 A a e a ce e a e ed f e, e, f e L e e e e</p> <p>a e d a a a d e .</p>
[0]	E	<p>E ab e. G ba e ab e b f e a CPU e face:</p> <p>0 V a CPU e face e a d ab ed.</p> <p>1 V a CPU e face e a e ab ed.</p> <p>W e f e d e 0:</p> <p>e a CPU e face d e a a a e a ce e</p> <p>e a CPU e face d e a a a e</p> <p>a e ad f GICV_IAR GICV_AIAR e a e ID.</p>

The VG_1DIE, VG_1EIE, VG_0DIE, and VG_0EIE bits are enabled in the CPU interface address field. The bit is cleared by the GICD_AELR register. The bit is set by the GICD_AELR register. The bit is set by the GICD_AELR register.

See [M](#) [a e 5-164](#) and [M](#) [I](#) [S](#) [R](#) , [GICH MISR](#) [a e 5-172](#) for details.

5.3.2 VGIC Type Register, GICH_VTR

The GICH_VTR contains the following fields:

Purpose The GICH_VTR is used to configure the GIC virtual interface. It contains the following fields:

- PRIBits**: The PRIBits field is used to configure the priority bits for the GIC virtual interface. It is a 32-bit field.
- PREbits**: The PREbits field is used to configure the priority bits for the GIC virtual interface. It is a 32-bit field.
- Reserved**: The Reserved field is used to configure the GIC virtual interface. It is a 64-bit field.
- ListRegs**: The ListRegs field is used to configure the GIC virtual interface. It is a 6-bit field.

Usage constraints The GICH_VTR must be configured before the GIC virtual interface is used.

Configurations The GICH_VTR is configured using the GIC_VTR register.

Attributes See the GIC_VTR register for more information.

Figure 5-4 The GICH_VTR bit assignments.

31	29	28	26	25						6	5	0	
PRIBits			PREbits			Reserved						ListRegs	

Figure 5-4 GICH_VTR bit assignments

Table 5-3 The GICH_VTR bit assignments.

Table 5-3 GICH_VTR bit assignments

Bit	Name	Description
[31:29]	PRIB	The PRIB field is used to configure the priority bits for the GIC virtual interface. It is a 32-bit field.
[28:26]	PREB	The PREB field is used to configure the priority bits for the GIC virtual interface. It is a 32-bit field.
[25:6]	-	Reserved, RAZ
[5:0]	ListRegs	The ListRegs field is used to configure the GIC virtual interface. It is a 6-bit field.

5.3.4 Maintenance Interrupt Status Register, GICH_MISR

The GICH_MISR contains the following information:

Purpose Indicates the cause of the maintenance interrupt.

Usage constraints A maintenance interrupt is generated for each of the following reasons, GICH.HCR.E, and the following:

Configurations The following GIC V attributes are used.

Attributes See the following table 5-1 and 5-167.

Field 5-6 The GICH_MISR bit field.




Figure 5-6 GICH_MISR bit assignments

Table 5-5 The GICH_MISR bit field.

Table 5-5 GICH_MISR bit assignments

Bit	Name	Description
[31:8]	-	Reserved.
[7]	VGrp1D	Indicates the GIC V attribute of the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH.HCR.VG1DIE and GICH_VMCR.VMG1E == 0.
[6]	VGrp1E	Indicates the GIC V attribute of the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH.HCR.VG1EIE and GICH_VMCR.VMG1E == 1.
[5]	VGrp0D	Indicates the GIC V attribute of the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH.HCR.VG0DIE and GICH_VMCR.VMG0E == 0.
[4]	VGrp0E	Indicates the GIC V attribute of the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH.HCR.VG0EIE and GICH_VMCR.VMG0E == 1.
[3]	NP	Indicates the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH.HCR.NPIE == 1 and LRENP == 1.
[2]	LRENP	Indicates the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH.HCR.LRENPIE == 1 and GICH_HCR.EOIC == 1.
[1]	U	Indicates the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH.HCR.UIE and GICH_LR.Saebd == 0x0.
[0]	EOI	Indicates the maintenance interrupt. A maintenance interrupt is generated for each of the following reasons, GICH_EISR == 1.

5.3.5 End of Interrupt Status Registers, GICH_EISR0 and GICH_EISR1

The GICH_EISR contains the following information:

Purpose	When a virtual interrupt is acknowledged, the GICH_EISR register is updated with the status of the virtual interrupt. The GICH_EISR register is updated with the status of the virtual interrupt.
Usage constraints	Before reading the GICH_EISR register, the virtual interrupt must be acknowledged. The GICH_EISR register is updated with the status of the virtual interrupt.
Configurations	The GICH_EISR register is updated with the status of the virtual interrupt. The GICH_EISR register is updated with the status of the virtual interrupt.
Attributes	See the GICH_EISR register in the GIC virtual interface control registers.




Figure 5-7 GICH_EISR0 bit assignments

Table 5-6 GICH_EISR0 bit assignments

Table 5-6 GICH_EISR0 bit assignments

Bits	Name	Function
[31:0]	Virtual interrupt status (VOI) bits 0-31	Each bit in the VOI register indicates the status of a virtual interrupt. The bit is set to 1 if the virtual interrupt is pending, and 0 if it is not pending.

a. For the GICH_LR register, the bit is set to 1 if (GICH_LR.SAE==0 && GICH_LR.HW==0 && GICH_LR.EOI==1).

5.3.6 Empty List Register Status Registers, GICH_ELRSR0 and GICH_ELRSR1

The GICH_ELRSR contains the following information:


Purpose: The GICH_ELRSR contains the following information:
Usage constraints: The GICH_ELRSR contains the following information:
Configurations: The GICH_ELRSR contains the following information:
Attributes: See the GICH_ELRSR bit assignments table for more information.

Figure 5-8 GICH_ELRSR0 bit assignments

Table 5-7 GICH_ELRSR0 bit assignments


Table 5-7 GICH_ELRSR0 bit assignments

Bits	Name	Function
[31:0]	List register status bits	Each bit contains the following information: 0: The GICH_ELRSR contains the following information: 1: The GICH_ELRSR contains the following information: See the GICH_ELRSR bit assignments table for more information.

a. For the GICH_LR, the GICH_LR contains the following information: (GICH_LR.SA==0 && (GICH_LR.HW==1 && GICH_LR.EOI==0)).

5.3.8 List Registers, GICH_LRn

The GICH_LRn contains the following information:

Purpose: Pending state of the virtual interrupt.
Usage constraints: The GICH_LRn is a 32-bit register.
Configurations: The GICH_LRn is a 32-bit register.
Attributes: See the GIC architecture for more details.
Figure 5-10: GICH_LRn bit assignments.

a These bits have different meaning when GICH_LRn.HW==0.

Figure 5-10 GICH_LR bit assignments

Table 5-9 GICH_LR bit assignments

Table 5-9 GICH_LR bit assignments

Bit	Name	Description
[31]	HW	Indicates the hardware pending state of the virtual interrupt. 0: The virtual interrupt is not pending. 1: The virtual interrupt is pending. If GICV_CTLR.EOI == 0, the virtual interrupt is pending if GICV_EOIR or GICV_AEOIR is set. If GICV_CTLR.EOI == 1, the virtual interrupt is pending if GICV_DIR is set.
[30]	G 1	Indicates the virtual interrupt is a G 1 interrupt. 0: The virtual interrupt is a G 0 interrupt. 1: The virtual interrupt is a G 1 interrupt.
Note The GICV_CTLR.CBPR bit controls the G 1 interrupt.		

Table 5-9 GICH_LR bit assignments (continued)

Bit	Name	Description
[29:28]	Sae	The ae f e e .T a e f e f a e : 00 a d 01 e d 10 ac e 11 e d a d ac e. The GIC dae e e aeb a a e ceed e e fec c e.E e e a d ae ae ed,e ce f e e f e e a a a e a ce e . ———— Note ———— F ad ae e , e ed a d ac e ae ed e ca D b a e a e a CPU e face. A e e e e d a d ac e aef f ae aed e , c ae ca a caed a de ce , SGI .
[27:23]	P	The f e .
[22:20]	-	Re e ed.
[19:10]	P ca ID	The f c f b de ed e a e f e GICH_LR.HW b ,a f . 0 We GICH_LR.HW e 0,b [19:10] a e ef ea : [19] EOI I d ca e e e e e a EOI a e a ce e . 0 N a e a ce e a e ed. 1 A a e a ce e a e ed a EOI e e e ae a d, c ca cc e e e deac a ed. [18:13] Re e ed, SBZ [12:10] CPUID If e e a e V a ID f a SGI, a ,0-15, fed e e e CPU ID. T a ea e e e a fed f e V M I e Ac ed e e e , GICV_IAR GICV_AIAR . O e e, fed be e 0. 1 We GICH_LR.HW e 1, fed d ca e e ca e ID a e e f ad e D b . ———— Note ———— We ed d ca e e ca e ID, fed e ed e e e b da a d a ef ec f a ed. A ed e de b a e RAZ/WI. If e a e f P ca ID 0-15, 1020-1023, be a UNPREDICTABLE. If e a e f P ca ID 16-31, fed a e e P P I a ca ed e a e ca CPUID a e a CPU e face e e e deac a .
[9:0]	V a ID	T ID e ed e G e OS e e e ac ed ed e V M I e Ac ed e e e , GICV_IAR . Eac a d e ed e L e e a ea e V a ID f a a CPU e face. If e a e f V a ID 1020-1023, be a UNPREDICTABLE.

5.4 The virtual CPU interface

A GIC a CPU e face a a e ac eced ce , bec e a GIC a d a d a e . T e GIC a CPU e face e e a e e a e e e a f a a e GIC ca CPU e face e e a de eced be a a a a ac eca d be ee e . T e a e face c e e c a CPU e face ea , a d a c a , e a CPU e face e ec e f e L e e de e e a a e . W e a ce acce e e a CPU e face e L e e a e da ed.

Note

V a e a e a a a d ed e a CPU e face .

O e c eced ce , f e ce a N - ec e PL1 PL0 de, a e a e a ed e c e a ac e.

I add , a a ac eca ece e a IRQ a d a FIQ a ed d ec b e e . T e e ce a e de e c e f ec fca . A a ac eca d :

G A a e ce a ed b e GIC f ac e d a e ce a ed d ec b e e .

G A a e ce f e c e d ca e ce .

A a CPU e face d e e e e a a e e , a d e ef e [GICV_CTLR](#) d e e e e IRQB D G 1, FIQB D G 1, IRQB D G 0, a d FIQB D G 0 b a a e ed b [GICC_CTLR](#)

5.4.1 Enabling and disabling virtual interrupts

T e [GICV_CTLR](#) E ab eG 1 a d E ab eG 0 b c e a fG 0 a d G 1 a e e c eced a ac e. W e a e a d ab ed, e a CPU e face e a e ID a c e d [GICV_IAR](#) [GICV_AIAR](#) acce . I IMPLEMENTATION DEFINED e e d ab a e a a e a e effec [GICV_HPPIR](#) a d [GICV_AHPPIR](#)

W e e ab a d d ab a e e e a , be ece a e e e e e e , ee [M](#) [a e 5-164](#) f e f a ab a ca ed e e .

5.5 GIC virtual CPU interface registers

The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map.

The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map.

Note

The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map.

The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map.

The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map.

The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map. The GIC virtual CPU interface registers are defined in the GIC virtual CPU interface register map.

Table 5-10 GIC virtual CPU interface register map

Table 5-10 GIC virtual CPU interface register map

Offset	Name	Type	Reset	Description
0x0000	GICV_CTLR	RW	0x00000000	Virtual Machine Control Register
0x0004	GICV_PMR	RW	0x00000000	Virtual Machine Priority Mask Register
0x0008	GICV_BPR	RW	0x00000002	Virtual Machine Binary Point Register
0x000C	GICV_IAR	RO	0x000003FF	Virtual Machine Interrupt Acknowledge Register
0x0010	GICV_EOIR	WO	-	Virtual Machine End of Interrupt Register
0x0014	GICV_RPR	RO	0x000000FF	Virtual Machine Read Priority Register
0x0018	GICV_HPPIR	RO	0x000003FF	Virtual Machine Highest Pending Interrupt Register
0x001C	GICV_ABPR	RW	0x00000003	Virtual Machine Active Binary Point Register
0x0020	GICV_AIAR	RO	0x000003FF	Virtual Machine Active Interrupt Acknowledge Register
0x0024	GICV_AEOIR	WO	-	Virtual Machine Active End of Interrupt Register
0x0028	GICV_AHPPIR	RO	0x000003FF	Virtual Machine Active Highest Pending Interrupt Register
0x002C-0x003C	-	-	-	Reserved
0x0040-0x00CC	-	-	-	IMPLEMENTATION DEFINED
0x00D0-0x00DC	GICV_APR	RW	IMPLEMENTATION DEFINED	Virtual Machine Active Pending Register
0x00E0-0x00EC	-	-	RAZ/WI	Reserved for future use, see GICV_APR description.
0x00F0-0x00F8	-	-	-	Reserved

5.5.1 Virtual Machine Control Register, GICV_CTLR

The GICV_CTLR contains the following fields:

Purpose Enable and disable GIC0 and GIC1 access.

Note
GICH_LR.G1de enables access to GIC0 and GIC1.

The reserved field is GICC_CTLR.

Table 5-11 GICV_CTLR bit assignments

Bits	Name	Function
[31:10]	-	Reserved.
[9]	EOI de	<p>0 When a pending event is received by the GICV_EOIR, GICV_AEOIR, and GICV_DIR, the GICV_EOIR and GICV_AEOIR are cleared. The GICV_DIR is UNPREDICTABLE.</p> <p>1 When a pending event is received by the GICV_EOIR, GICV_AEOIR, and GICV_DIR, the GICV_EOIR and GICV_AEOIR are cleared. The GICV_DIR is UNPREDICTABLE.</p>
[8:5]	-	Reserved.
[4]	CBPR	<p>0 The GICV_BPR is cleared. The GICV_ABPR is cleared.</p> <p>1 The GICV_BPR is cleared. The GICV_ABPR is cleared.</p> <p>See Table 5-37 for details of the GICV_CTLR.CBPR and GICV_CTLR.CBPR.</p>
[3]	FIQE	<p>0 The GICV_FIQ is cleared. The GICV_FIQ is cleared.</p> <p>1 The GICV_FIQ is cleared. The GICV_FIQ is cleared.</p>
[2]	Ac C	<p>ARMv8-CA: The GICV_IAR is cleared. The GICV_IAR is cleared.</p> <p>0 If the GICV_IAR is cleared, the GICV_IAR is cleared. The GICV_IAR is cleared.</p> <p>1 If the GICV_IAR is cleared, the GICV_IAR is cleared. The GICV_IAR is cleared.</p>
<p>Note</p> <p>On the GICV_CTLR, the GICV_IAR is cleared.</p>		
[1]	E ab eG 1	<p>0 The GICV_EAB is cleared. The GICV_EAB is cleared.</p> <p>1 The GICV_EAB is cleared. The GICV_EAB is cleared.</p>

Table 5-11 GICV_CTLR bit assignments (continued)

Bits	Name	Function
[0]	E ab eG 0	E ab e e a fG 0 a e b e a CPU e face e a ac e:
		0 S a fG 0 e d ab ed.
		1 S a fG 0 e e ab ed.

5.5.2 VM Priority Mask Register, GICV_PMR

The GICV_PMR is a 32-bit register.

Purpose The GICV_PMR is used to mask the priority of the virtual CPU. The priority of the virtual CPU is masked by the value in the GICV_PMR. The priority of the virtual CPU is masked by the value in the GICV_PMR.

Note

The GICV_PMR is used to mask the priority of the virtual CPU. The priority of the virtual CPU is masked by the value in the GICV_PMR.

The GICV_PMR is used to mask the priority of the virtual CPU. The priority of the virtual CPU is masked by the value in the GICV_PMR. The priority of the virtual CPU is masked by the value in the GICV_PMR. The priority of the virtual CPU is masked by the value in the GICV_PMR.

Usage constraints The GICV_PMR is used to mask the priority of the virtual CPU. The priority of the virtual CPU is masked by the value in the GICV_PMR.

Configurations The GICV_PMR is used to mask the priority of the virtual CPU. The priority of the virtual CPU is masked by the value in the GICV_PMR.

Attributes See the GICV_PMR in the GICC_PMR, GICD_PMR, and GICV_PMR registers. See the GICV_PMR in the GICC_PMR, GICD_PMR, and GICV_PMR registers.

Figure 5-12 shows the GICV_PMR bit assignments.




Figure 5-12 GICV_PMR bit assignments

The GICV_PMR is used to mask the priority of the virtual CPU. The priority of the virtual CPU is masked by the value in the GICV_PMR. The priority of the virtual CPU is masked by the value in the GICV_PMR. The priority of the virtual CPU is masked by the value in the GICV_PMR.

5.5.3 VM Binary Point Register, GICV_BPR

The GICV_BPR case case:

Purpose

T e e ed de e e e f G 0 e a d, f e
GICV_CTLR.CBPR b 1, f G 1 e a .T e e c e d e
GICC_BPR e ca CPU e face.

Usage constraints 4 T e ().CB 4 abCB 4 a (Tae)B 4 d(ea)4ed 4 12CB 4 fee(e)CB PRE e -ACG de e □e 70

Table 5-12 Effect of reads of GICV_IAR (continued)

Interrupt status	GICV_CTLR.AckCtl	Returned interrupt ID
Not enabled		Invalid ID
Invalid		Invalid ID
a. Off the back of the CPU interface		
GICH_HCR.E bit 1		

5.5.8 VM Aliased Binary Point Register, GICV_ABPR

The GICV_ABPR contains the following information:

Purpose The GICV_ABPR contains the following information:

Note The GICV_ABPR contains the following information:

The GICV_ABPR contains the following information:

Usage constraints The GICV_ABPR contains the following information:

Configurations The GICV_ABPR contains the following information:

Attributes See the GICV_ABPR contains the following information:

The GICV_ABPR contains the following information:



Figure 5-18 GICV_ABPR bit assignments

The GICV_ABPR contains the following information:

5.5.10 VM Aliased End of Interrupt Register, GICV_AEOIR

The GICV_AEOIR contains the following information:

Purpose The GICV_AEOIR is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register.

Usage constraints The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register.

Configurations The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register.

Attributes See the GICV_AEOIR register in Table 5-10 and Figure 5-20.

Figure 5-20 The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register.



Figure 5-20 GICV_AEOIR bit assignments

The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register.

Note The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register. The GICV_AEOIR register is used to write the GICV_AEOIR register.

Table 5-16 GICV_AEOIR operation

Interrupt status	GICV_CTLR.AckCtl	Effect
G 0 e		UNPREDICTABLE
G 1 e		EOI e a e f ed

5.5.11 VM Aliased Highest Priority Pending Interrupt Register, GICV_AHPPIR

The GICV_AHPPIR contains the following information:

Purpose Register ID for the GIC virtual CPU interface. The GICV_AHPPIR is the GICV_AHPPIR register for the GIC virtual CPU interface.

Usage constraints None. The GICV_AHPPIR is the GICV_AHPPIR register for the GIC virtual CPU interface.

Configurations The GICV_AHPPIR is the GICV_AHPPIR register for the GIC virtual CPU interface.

Attributes See the GICV_AHPPIR register in Table 5-10 and Figure 5-17.

Figure 5-21 The GICV_AHPPIR bit assignments.



Figure 5-21 GICV_AHPPIR bit assignments

The GICV_AHPPIR bit assignments are as follows: The GICV_AHPPIR register is the GICV_AHPPIR register for the GIC virtual CPU interface. See the GICV_AHPPIR register in Table 5-10 and Figure 5-17. The GICV_AHPPIR register is the GICV_AHPPIR register for the GIC virtual CPU interface.

Table 5-17 GICV_AHPPIR operation.

Table 5-17 GICV_AHPPIR operation

Interrupt status	GICV_CTLR.AckCtl	Returned interrupt ID
High priority pending interrupt	0	Interrupt ID 1023
High priority pending interrupt	1	Interrupt ID 1023
Low priority pending interrupt	1	Interrupt ID 1023

5.5.12 VM Active Priorities Registers, GICV_APRn

The GICV_APRn contains the following fields:

Purpose The GICV_APRn contains the active priorities for the n-th virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU.

Note The GICV_APRn contains the active priorities for the n-th virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU.

Usage constraints The GICV_APRn contains the active priorities for the n-th virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU.

Configurations The GICV_APRn contains the active priorities for the n-th virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU.

Attributes See the GICV_APRn in Table 5-10 for the attributes of the GICV_APRn.

The GICV_APRn contains the active priorities for the n-th virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU.

Note The GICV_APRn contains the active priorities for the n-th virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU. The active priorities are the priorities of the active interrupts for the virtual CPU.

5.5.13 VM CPU Interface Identification Register, GICV_IIDR

The GICV_IIDR contains the following information:

Purpose Provides information about the virtual CPU interface.

The GICV_IIDR is a 32-bit register that contains the following information:

Usage constraints None.

Configurations The GICV_IIDR is a 32-bit register that contains the following information:

Attributes See Table 5-10 for details.

Figure 5-22 shows the GICV_IIDR bit assignments.

31		20	19	16	15	12	11		0
ProductID				Architecture version		Revision		Implementer	

Figure 5-22 GICV_IIDR bit assignments

The GICV_IIDR bit assignments are as follows:

The GICV_IIDR is a 32-bit register that contains the following information:

The GICV_IIDR is a 32-bit register that contains the following information:

The GICV_IIDR is a 32-bit register that contains the following information:

5.5.14 VM Deactivate Interrupt Register, GICV_DIR

The GICV_DIR contains the following fields:

Purpose	The register is used to deactivate the interrupt identified by the CPU interface. The register is cleared to 0 by the GICC_DIR register.
Usage constraints	When the GICV_DIR register is read, the GICV_CTLR.EOI bit must be 1. If the GICV_CTLR.EOI bit is 0, the register is UNPREDICTABLE.
Configurations	The register is available in the GICV architecture.
Attributes	See the GICV architecture for details. See Table 5-10 and Figure 5-23.
Field 5-23	The GICV_DIR bit fields are:




Figure 5-23 GICV_DIR bit assignments

The GICV_DIR bit fields are as follows: The GICC_DIR register is used to deactivate the interrupt identified by the CPU interface. See the GICC_DIR register for details. The GICV_DIR register is cleared to 0 by the GICC_DIR register.

When the GICV_DIR register is read, the GICV_CTLR.EOI bit must be 1. If the GICV_CTLR.EOI bit is 0, the register is UNPREDICTABLE. If the GICV_CTLR.EOI bit is 1, the GICV_DIR register is cleared to 0 by the GICV_CTLR.EOI bit.

Note

If the GICV_DIR register is read, the GICV_CTLR.EOI bit must be 1. If the GICV_CTLR.EOI bit is 0, the register is UNPREDICTABLE. If the GICV_CTLR.EOI bit is 1, the GICV_DIR register is cleared to 0 by the GICV_CTLR.EOI bit.

If the GICV_DIR register is read, the GICV_CTLR.EOI bit must be 1. If the GICV_CTLR.EOI bit is 0, the register is UNPREDICTABLE. If the GICV_CTLR.EOI bit is 1, the GICV_DIR register is cleared to 0 by the GICV_CTLR.EOI bit.

Note

If the GICV_DIR register is read, the GICV_CTLR.EOI bit must be 1. If the GICV_CTLR.EOI bit is 0, the register is UNPREDICTABLE. If the GICV_CTLR.EOI bit is 1, the GICV_DIR register is cleared to 0 by the GICV_CTLR.EOI bit.

Pseudocode Index

Table A-198. Pseudocode Index

A.1 Index of pseudocode functions

Table A-1 a de f e e d c de f c def ed ec f ca . W e e d ffe e f f e f c a e ed e a c ec e a d e Sec E e , e de efe b f .

Note

T e e d c de d c e f e ARM a c ec e e d c de c e . F e f a , ee *ARM A* *R* *M* *ARM 7-A* *ARM 7-R* .

Table A-1 Pseudocode functions and procedures

Function	Meaning	See
AcknowledgeInterrupt()	Se e ac e a e a d a e c ea e e d a e f e e a c a ed a e I e ID.	<i>G</i> <i>a e 3-61</i>
AnyActiveInterrupts()	Re TRUE fa e e ac e a e.	<i>G</i> <i>a e 3-61</i>
BinaryPointRegWrite()	W e be a facce e e e Sec E e a e	<i>GICC_BPR</i> <i>B</i> <i>P</i> <i>R</i> , <i>GICC BPR</i> <i>a e 4-133</i>
GIC_GenerateExceptions()	E ce e e a b e CPU e face e GIC a c e e.	<i>E</i> <i>E</i> <i>a e 3-64</i> ,
GIC_PriorityMask()	Re e a be ed f a a f e a	<i>G</i> <i>a e 3-61</i>
HighestPriorityPendingInterrupt()	Re e ID f e e e a e d . If e a e e d , e a e ID.	<i>G</i> <i>a e 3-61</i>
IgnoreWriteRequest()	N e a . I d ca e ca e e e e GIC e a e a e e.	<i>G</i> <i>a e 3-61</i>
IsEnabled()	Re TRUE f e e e ab ed.	<i>G</i> <i>a e 3-61</i>
IsGrp0Int()	Re TRUE f e e de fedb ef c a e c f ed a a G 0 e .	<i>G</i> <i>a e 3-61</i>
IsPending()	Re TRUE f e e de fedb ef c a e e d .	<i>G</i> <i>a e 3-61</i>
MaskRegRead()	Read be a facce e e e Sec E e a e	<i>GICC_PMR</i> <i>I</i> <i>P</i> <i>M</i> <i>R</i> , <i>GICC PMR</i> <i>a e 4-131</i>
MaskRegWrite()	W e be a facce e e e Sec E e a e e e ed.	<i>GICC_PMR</i> <i>I</i> <i>P</i> <i>M</i> <i>R</i> , <i>GICC PMR</i> <i>a e 4-131</i>

Table A-1 Pseudocode functions and procedures (continued)

Function	Meaning	See
Priortyl shigher()	Re TRUE f ef a e f e f c a a e a e ec da e .	<i>G</i> a e 3-61
PriortyRegRead()	Read be a facce e e <i>GICD_IPRIORITYR</i> , <i>GICC_PMR</i> a d <i>GICC_RPR</i> e e Sec E e a e e e ed.	<i>T</i> <i>GIC S</i> <i>E</i> a e 3-66
PriortyRegWrite()	W e be a facce e e <i>GICD_IPRIORITYR</i> a d <i>GICC_PMR</i> e e Sec E e a e e e ed.	<i>T</i> <i>GIC S</i> <i>E</i> a e 3-66
ReadGICC_HPPIR()	Re e a e f <i>GICC_HPPIR</i> ead b a CPU acce .	<i>H</i> <i>P</i> <i>P</i> <i>I</i> <i>R</i> , <i>GICC HPPIR</i> a e 4-143
ReadGICC_IAR()	Re e a e f <i>GICC_IAR</i> ead b a CPU acce .	<i>I</i> <i>A</i> <i>R</i> , <i>GICC IAR</i> a e 4-135
ReadGICC_RPR()	Re e a e f <i>GICC_RPR</i> ead b a CPU acce .	<i>R</i> <i>P</i> <i>R</i> , <i>GICC RPR</i> a e 4-142
ReadGICD_IPRIORITYR()	Re e a e f e e de fed b ef c a e , b ead e a a e <i>GICD_IPRIORITYR</i> .	<i>G</i> a e 3-61
ReadGICD_I TARGETSR()	Re a 8-b fed ec f c ce a e ece e e e ec fed b a e I e ID.	<i>G</i> a e 3-61
SGL_Cpul D()	Re e ID f e e ce f e f a e e e a ed e ec fed b I e ID.	<i>G</i> a e 3-61
Signal FIQ()	If e a a e e TRUE, a e a e ce e e a FIQ e ce .	<i>G</i> a e 3-61
Signal IRQ()	If e a a e e TRUE, a e a e ce e e a IRQ e ce .	<i>G</i> a e 3-61
UpdateExceptionState()	GIC e ce a c e e ed b e CPU e face	<i>E</i> a e 3-64
WriteGICD_IPRIORITYR()	Se e a e f e e de fed b ef c a e , b e a a e <i>GICD_IPRIORITYR</i> .	<i>G</i> a e 3-61

Register Names

The table describes the behavior of each register. The registers are divided into three categories: *A*, *R*, and *I*. The registers are described in the following table:

<i>A</i>	are B-202
<i>R</i>	are B-203
<i>I</i>	are B-204.

B.1
Alternative register names

GIC 2 e e ace e e e a e f GIC 1 e e .
Tab e B-1 eGIC 1 a e a d eGIC 2 e ed e ace e a e f e e e eD b .

Table B-1 Replacement names for the registers in the Distributor

Register	GICv2 name	GICv1 name
D b C	GICD_CTLR	ICDDCR
I e C e T e	GICD_TYPER	ICDICTR
D b I e e e Ide f ca	GICD_IIDR	ICDIIDR
I e G	GICD_IGROUPR	ICDISR
I e Se -Ac e	GICD_ISACTIVER	ICDABR
I e Se -E ab e	GICD_ISENBALER	ICDISER
I e C ea -E ab e	GICD_ICENABLER	ICDICER
I e Se -Pe d	GICD_ISPENDR	ICDISPR
I e C ea -Pe d	GICD_ICPENDR	ICDICPR
I e P	GICD_IPRIORITYR	ICDIPR
I e P ce Ta e	GICD_ITARGETSR	ICDIPTR
I e C f a	GICD_ICFGR	ICDICR
S f a eGe e a ed I e	GICD_SGIR	ICDSGIR
Ide f ca	-	-

Tab e B-2 eGIC 1 a e a d eGIC 2 e ed e ace e a e f e e e eCPU e face.

Table B-2 Replacement names for the registers in the CPU interface

Register	GICv2 name	GICv1 name
CPU I e face C	GICC_CTLR	ICCICR
P Ma	GICC_PMR	ICCPMR
B a P Re e	GICC_BPR	ICCBPR
I e Ac ed e	GICC_IAR	ICCIAR
E d fI e	GICC_EOIR	ICCEOIR
R P	GICC_RPR	ICCRPR
A a ed B a P	GICC_ABPR	ICCABPR
H e P Pe d I e	GICC_HPPIR	ICCHPIR
CPU I e e e Ide f ca	GICC_IIDR	ICCIIDR

B.2 Register name aliases

See the ARM GIC architecture for details of the GIC registers. The following table lists the aliases for the GIC registers. See Table B-3 for the aliases for the registers in the Distributor.

Table B-3 Alias names for the registers in the Distributor

Register	Name	Alias
Distributor Control	GICD_CTLR	enable, enable
Distributor Type	GICD_TYPER	type
Distributor Identification	GICD_IIDR	id
Distributor Group	GICD_IGROUPR	group
Distributor Enable	GICD_ISENABLER	enable
Distributor Enable	GICD_ICENABLER	enable
Distributor Pending	GICD_ISPENDR	pending
Distributor Pending	GICD_ICPENDR	pending
Distributor Priority	GICD_IPRIORITYR	priority
Distributor Target	GICD_ITARGETSR	target
Distributor Configuration	GICD_ICFGR	config
Software Generated Interrupt	GICD_SGIR	sgir
Distributor	-	-

See the ARM GIC architecture for details of the GIC registers. The following table lists the aliases for the registers in the CPU interface.

Table B-4 Alias names for the registers in the CPU interface

Register	Name	Alias
CPU Interface Control	GICC_CTLR	control, control
CPU Interface PMR	GICC_PMR	pmr
CPU Interface BPR	GICC_BPR	bpr, bpr
CPU Interface IAR	GICC_IAR	iar
CPU Interface EOIR	GICC_EOIR	EOI
CPU Interface RPR	GICC_RPR	rpr
CPU Interface ABPR	GICC_ABPR	abpr, abpr
CPU Interface HPPIR	GICC_HPPIR	hppir
CPU Interface IIDR	GICC_IIDR	id

B.3 Index of architectural names

Table B-5 a a a b e c d e f e GIC e e a e, d e d e c f e a c e e. A a e
e d f a e e a e, a **GICC APR**, a e e a e e a c e f e e e.

Table B-5 Index of GIC register names

Register name	Description
C e ID	<i>I</i> a e 4-119
GICC_ABPR	<i>A B P R</i> , <i>GICC ABPR</i> a e 4-145
GICC_APR	<i>A P R</i> , <i>GICC APR</i> a e 4-149
GICC_AEOIR	<i>A E I R</i> , <i>GICC AEOIR</i> a e 4-147
GICC_AIAR	<i>A I A R</i> , <i>GICC AIAR</i> a e 4-146
GICC_AHPPIR	<i>A H P P I R</i> , <i>GICC AHPPIR</i> a e 4-148
GICC_BPR	<i>B P R</i> , <i>GICC BPR</i> a e 4-133
GICC_CTLR	<i>CP I C R</i> , <i>GICC CTLR</i> a e 4-125
GICC_DIR	<i>D I R</i> , <i>GICC DIR</i> a e 4-153
GICC_EOIR	<i>E I R</i> , <i>GICC EOIR</i> a e 4-138
GICC_HPPIR	<i>H P P I R</i> , <i>GICC HPPIR</i> a e 4-143
GICC_IAR	<i>I A R</i> , <i>GICC IAR</i> a e 4-135
GICC_IIDR	<i>CP I I R</i> , <i>GICC IIDR</i> a e 4-152
GICC_NSAPR	<i>N - A P R</i> , <i>GICC NSAPR</i> a e 4-151
GICC_PMR	<i>I P M R</i> , <i>GICC PMR</i> a e 4-131
GICC_RPR	<i>R P R</i> , <i>GICC RPR</i> a e 4-142
GICD_CPENDSGIR	<i>SGI C -P R</i> , <i>GICD CPENDSGIR</i> a e 4-115
GICD_CTLR	<i>D C R</i> , <i>GICD CTLR</i> a e 4-85
GICD_ICACTIVER	<i>I C -A R</i> , <i>GICD ICACTI ER</i> a e 4-103
GICD_ICENABLER	<i>I C -E R</i> , <i>GICD ICENABLER</i> a e 4-95
GICD_ICFGR	<i>I C R</i> , <i>GICD ICFGR</i> a e 4-109
GICD_ICPENDR	<i>I C -P R</i> , <i>GICD ICPENDR</i> a e 4-99
GICD_IGROUPR	<i>I G R</i> , <i>GICD IGRO PR</i> a e 4-91
GICD_IIDR	<i>D I I R</i> , <i>GICD IIDR</i> a e 4-90
GICD_IPRIORITYR	<i>I P R</i> , <i>GICD IPRIORITYR</i> a e 4-104
GICD_ISACTIVER	<i>I S -A R</i> , <i>GICD ISACTI ER</i> a e 4-102
GICD_ISENBLE	<i>I S -E R</i> , <i>GICD ISENBLE</i> a e 4-93
GICD_ISPENDR	<i>I S -P R</i> , <i>GICD ISPENDR</i> a e 4-97
GICD_ITARGETSR	<i>I P T R</i> , <i>GICD ITARGETSR</i> a e 4-106

Table B-5 Index of GIC register names (continued)

Register name	Description
GICD_SGIR	<i>S G I R</i> , <i>GICD SGIR</i> a e 4-113
GICD_NSACR	<i>N - A C R</i> , <i>GICD NSACR</i> a e 4-111
GICD_SPENDSGIR	<i>SGIS -P R</i> , <i>GICD SPENDSGIR</i> a e 4-117
GICD_TYPER	<i>I C T R</i> , <i>GICD T PER</i> a e 4-88
Pe e a ID	<i>I</i> a e 4-119
GICH_APR	<i>A P R</i> , <i>GICH APR</i> a e 5-175
GICH_EISR	<i>E I S R</i> , <i>GICH EISR0 GICH EISR1</i> a e 5-173
GICH_ELRSR	<i>E L R S R</i> , <i>GICH ELRSR0 GICH ELRSR1</i> a e 5-174
GICH_HCR	<i>H C R</i> , <i>GICH HCR</i> a e 5-168
GICH_LR	<i>L R</i> , <i>GICH LR</i> a e 5-176
GICH_MISR	<i>M I S R</i> , <i>GICH MISR</i> a e 5-172
GICH_VMCR	<i>M C R</i> , <i>GIC CTLR</i> a e 5-180
GICH_VTR	<i>GIC T R</i> , <i>GICH TR</i> a e 5-170
GICV_ABPR	<i>MA B P R</i> , <i>GIC ABPR</i> a e 5-190
GICV_AEOIR	<i>MA E I R</i> , <i>GIC AEOIR</i> a e 5-192
GICV_AHPPIR	<i>MA H P P I R</i> , <i>GIC AHPPIR</i> a e 5-193
GICV_AIAR	<i>MA I A R</i> , <i>GIC AIAR</i> a e 5-191
GICV_APR	<i>MA P R</i> , <i>GIC APR</i> a e 5-194
GICV_BPR	<i>MB P R</i> , <i>GIC BPR</i> a e 5-184
GICV_CTLR	<i>M C R</i> , <i>GIC CTLR</i> a e 5-180
GICV_EOIR	<i>ME I R</i> , <i>GIC EOIR</i> a e 5-187
GICV_HPPIR	<i>MH P P I R</i> , <i>GIC HPPIR</i> a e 5-189
GICV_IAR	<i>MI A R</i> , <i>GIC IAR</i> a e 5-185
GICV_PMR	<i>MP M R</i> , <i>GIC PMR</i> a e 5-183
GICV_RPR	<i>MR P R</i> , <i>GIC RPR</i> a e 5-188
GICV_IIDR	<i>MCP I I R</i> , <i>GIC IIDR</i> a e 5-195
GICV_DIR	<i>MD I R</i> , <i>GIC DIR</i> a e 5-196

Revisions

T a e d d e c b e e a e c c a c a e b e e e e a e d e f b . T e e a e e c c a
c a e b e e e B a d e B , b , e e e S a a e e e R e e a e I f a a e a f e b .

Table C-1 Differences between issue A and issue B

Change				Location				
Sec	da ed	de c be e	f c a	<i>A</i>	<i>G</i>	<i>I</i>	<i>C</i>	a e 1-14
Sec	da ed			<i>C</i>		<i>2.0</i>	<i>S</i>	a e 1-15
Sec	da ed			<i>S</i>	<i>E</i>			a e 1-16
Sec	added							a e 1-17
Sec e	da ed	c a f SGI de c	a d c de a	<i>I</i>				a e 1-18
Sec	da ed	de c be a CPU	e face	<i>A</i>	<i>GIC</i>			a e 2-22
N e added	c a f GIC 1 f c a			<i>T</i>	<i>D</i>			a e 2-24
Sec	da ed	c a f GIC 2 CPU	e face be a	<i>CP</i>				a e 2-26
Sec	added			<i>I</i>		,	<i>GIC 2</i>	a e 2-27
Sec	added			<i>P</i>		,	<i>GIC 2</i>	a e 2-31
GICC_CTLR.SBPR b e a ed GICC_CTLR.CBPR				C a e 3 <i>I</i>		<i>H</i>		<i>P</i>
c a f e				C a e 4 <i>P</i>				<i>M</i>

Table C-1 Differences between issue A and issue B (continued)

Change	Location
Sec da ed c de e f c a	<i>A</i> <i>I</i> a e 3-34 a e 3-35
Sec da ed c a f EOI be a a d c e.	<i>G</i> a e 3-37
Sec added	<i>P</i> a e 3-38
Sec da ed c a f EOI be a a d fSec e e GICD_SGIR	<i>I</i> a e 3-41
Sec da ed c a f c e f e f c a	<i>I</i> a e 3-44
Sec da ed c a f ee be a a d c de f a ab d f c a	<i>P</i> a e 3-45
Sec da ed c a f f c a	<i>P</i> a e 3-45
Added ab e c a f be a	Tab e 3-3 a e 3-46
Sec e a ed a d da ed c a f c e, a d de c be e f c a	<i>T</i> a e 3-48
Sec da ed c a f e a d	<i>T</i> a e 3-50
Sec added	<i>GIC</i> a e 3-51
Sec e a ed a d da ed c a f c e, a d de c be e f c a	<i>I</i> a e 3-53
Sec da ed c a f f c a	<i>T</i> a e 3-57
Sec added	<i>A</i> <i>GIC S</i> <i>E</i> a e 3-59
Sec added	<i>A</i> <i>E</i> a e 3-59 <i>ARM S</i>
P e d c de da ed	<i>P</i> a e 3-61
Sec added	<i>T</i> <i>E</i> a e 3-67
Sec added	<i>E</i> <i>GIC</i> a e 3-68
D b a d CPU e face e e a ab e da ed	Tab e 4-1 a e 4-75 Tab e 4-2 a e 4-76
N e added c a f e d a e	<i>GIC</i> a e 4-77
Sec da ed c a f e e ba ce e	<i>R</i> a e 4-77
Sec added	<i>E</i> <i>D</i> <i>CP</i> a e 4-77
Sec da ed c de e f c a	<i>E</i> <i>GIC S</i> <i>E</i> a e 4-80

Table C-1 Differences between issue A and issue B (continued)

Change	Location
Sec da ed de c be GIC 1 a d GIC 2 d ffe e ce a d e effec f e Sec E e	<i>D C R , GICD CTLR a e 4-85</i>
Re e e a ed f I e Sec Re e , a d ec da ed c a f c e	<i>I G R , GICD IGRO PR a e 4-91</i>
Sec da ed c a f e e de c	<i>I S -E R , GICD ISENBLE a e 4-93</i> <i>I C -E R , GICD ICENABLER a e 4-95</i>
Sec da ed c a f e e - e e e f a	<i>I C -P R , GICD ICPENDR a e 4-99</i>
D b e e de c added	<i>I S -A R , GICD ISACTI ER a e 4-102</i> <i>I C -A R , GICD ICACTI ER a e 4-103</i> <i>N - A C R , GICD NSACR a e 4-111</i> <i>SGI C -P R , GICD CPENDSGIR a e 4-115</i> <i>SGI S -P R , GICD SPENDSGIR a e 4-117</i>
P e d c de added e effec f e GIC Sec E e acce e e e e	<i>I P R , GICD IPRIORIT R a e 4-104</i>
Sec da ed c a f a ec a a d c a e b a e.	<i>S G I R , GICD SGIR a e 4-113</i>
Sec da ed de c be effec f GIC 2	<i>I a e 4-119</i>
Sec da ed de c be GIC 1 a d GIC 2 e e a d e effec f e Sec E e	<i>CP I C R , GICC CTLR a e 4-125</i>
P e d c de added e effec f e GIC Sec E e acce e e e	<i>I P M R , GICC PMR a e 4-131</i>
Sec da ed c de e f c a	<i>B P R , GICC BPR a e 4-133</i>
Sec da ed c a f e ac ed e e be a	<i>I A R , GICC IAR a e 4-135</i>
Sec da ed c a f EOI be a	<i>E I R , GICC EOIR a e 4-138</i>
Sec da ed de c be effec f Sec E e	<i>B E GICC EOIR, GIC 1 S a e 4-139</i>
Sec added	<i>B GICC EOIR, GIC 2 a e 4-140</i>
Sec da ed c a f effec f e f c a	<i>H P P I R , GICC HPPIR a e 4-143</i>
P e d c de added e effec f e GIC Sec E e acce e e e	
Sec da ed c a f be a	<i>A B P R , GICC ABPR a e 4-145</i>

Table C-1 Differences between issue A and issue B (continued)

Change	Location
CPU e face e e de c added	<i>A I A R , GICC AIAR</i> a e 4-146 <i>A E I R , GICC AEOIR</i> a e 4-147 <i>A H P P I R ,</i> <i>GICC AHPPIR</i> a e 4-148 <i>A P R , GICC APR</i> a e 4-149 <i>N - A P R , GICC NSAPR</i> a e 4-151 <i>D I R , GICC DIR</i> a e 4-153
Sec added	<i>P GIC</i> a e 4-155
C a e added	<i>C a e 5 GICS</i>
A e d e ed ^a	<i>A e d B S E GIC</i>
Sec added	<i>A</i> a e B-202
Sec da ed c de GIC 2 e e	<i>I</i> a e B-204

a. T c e de e c e f e A c ec e S ee f ca .

Glossary

Activate	<p> A e ac aed e a e c a e e e : f e d ac e f e d ac e a d e d . </p> <p> F e f a ee <i>/</i> a e 3-41. </p>
Banked interrupt	<p> I a ce e e a , a b a ed e e f e PPI SGI a a e e a e e ID, b a e d f f e c e c e d ce a d a e de e de a e c e d e a c c e c e d ce . </p>
Banked register	<p> A e e a a e a ce . A e f e a e f e de ce de e e c a ce e . F e f a ab e e b a e GIC ee <i>R</i> a e 4-77. </p>
Deactivate	<p> A e deac aed e a e c a e e e : f ac e ac e f ac e a d e d e d . </p> <p> F e f a ee <i>/</i> a e 3-41. </p>
Idle priority	<p> T e e b e a c a b e a ed a e . I a e e a a e -b f e d , e a e f e d e 0xFF. O e e , e e e a e a e c a RW GICD_IPRIORITYR . P f e d c a b e a ed , 0xFF. </p>
IMP	<p> I a a b b e a ed d a a d c a e a e b b c ce ed a e IMPLEMENTATION DEFINED b e a . </p>
IMPLEMENTATION DEFINED	<p> M e a a e b e a a c e c a d e f e d , b d b e d e f e d a d d c e e d b d d a e e a . </p>
IMPLEMENTATION SPECIFIC	<p> M e a a e b e a a c e c a d e f e d , a d d e a e b e d c e e d b d d a </p>

T e c f a f e a e e G 0 G 1. O e e f e a a e Sec e a d
N - ec e e , G 0 f Sec e e a d G 1 f N - ec e e .

A ca acce a a c a GIC a acce f a ce a CPU e face a GIC. Re e a d ca
acce e ed SPI , b SGI ca acce . See a [Re e acce](#) .

A ce ec a e e , c a e e a de ce, a ca ab e f e e a ead f e e .

A e e e a e d b e a e f a e e e a e GIC. T e GIC a c e c e def e
e f e f e e a e :

A e e a e a e c f c a e c e .

A e e a e a e D b ca e a c b a f ce , a ec f ed b
e c e d **GICD ITARGETSR** e e .

S Pe e a I e

A ee ee a ed . F e f a , ee^P a e 3-45.

P d e e faCPU e face e e f e ece ac ed ed
ac e e , a a bee bec a EOI e e ,b e e e a ac e.
S R .

S Read-A -O e.

Read-A -O e, W e I ed.I a e e a , e b ead a l, a l f a b f e d, a d e
e f e d be ed.

S f a e ca e e b ead a l, a l f a b f e d, a d e be ed.

S Read-A -Ze .

Read-A-Ze, W e I ed. I a e e a, e b ead a 0, a 0 f a b f e d, a d e
e f e d be ed.

S f a e ca e e b ead a 0, a 0 f a b f e d, a d e be ed.

I a e e a , eb ead a l, a l f a b f e d.

I a e e a , eb ead a 0, a 0 f a b f e d.

A e e acce a a c a GIC a acce f a ce a CPU e face a GIC. Re e a d
ca acce e ed SPI, b SGI ca acce . See a [L ca acce](#) .

Re e a a e e e ed a e RAZ/WI e e e a ed. B de c bed a Re e ed a e
UNK/SBZP.

The face of a CPU is the face of the machine:

e f e e ac e e , a e face, f c e e a bee a a d
e a e d f e e e

	facef c e e a bee a a d e a e d f e e e, e e d e .
	S Id e , P a e 3-38.
SBZ	S S d-Be-Ze .
SBZP	S S d-Be-Ze - -P e e ed.
Security hole	I a e c a a b a e e e c .
SGI	S S f a e- e e a e d e .
Should-Be-Zero (SBZ)	S d b e e a 0(a 0 f a b f e d) b f a e. V a e e a 0 d c e UNPREDICTABLE e .
Should-Be-Zero-or-Preserved (SBZP)	M b e e a 0, a 0 f a b f e d, b f a e f e a e b e e a b e e e e a b e e a e d. W e e e e e a e e a d e a e c e , c e e c e a a e e, e a e e f e d d b e e e e d b e a e a a e e e a d. H a d a e e e e e f e d . I f a a e e e f e d a e e 0(a 0 f a b f e d), a a e e e a d f e a e f e d e a e c e , e e UNPREDICTABLE.
Software-generated interrupt (SGI)	A e e e a e d b e GIC e e f a e a GIC e e. I a c e e e a , a SGI d e f e d b e c b a f e ID a d e CPU ID f e c e a e e GIC e e a e e e .
SPI	S P e e a I e
Spurious interrupt	A e a d e e e e c . U a , e f e a e ID e e d b a GIC a e e f a c e c e d c e . R e a e ID d c a e a e e e d e e CPU e f a e a e e e c e c a e c e. F e a e, f a e e- e e e e e a e GIC c a e a CPU e f a e a a e e e a c e , b b e e e e c e e a d e GICC_IAR a c e d e e e e e e a a b e e d e a e d, e GIC e a e ID f 1023, d c a e a e e e e e e e c e.
Sufficient priority	T d e e e e e a a e c e c e d c e , a GIC CPU e f a c e d e e e e e e a b e a e d e c e c e d c e . I d e b c a e e a f: e P Ma Re e, GICC_PMR e e e e f e e f a c e, a b GICC_BPR GICC_ABPR e c e f e CPU e f a c e. I f e e a f f c e e a e e e e a e d e c e c e d c e . S R .
UNK	S f a e e a f e d a c a a UNKNOWN a e. I a e e a , e b e a d a 0, a 0 f a b f e d. S f a e e e f e d e a d a e .
UNKNOWN	A UNKNOWN a e d e c a a d d a a, a d c a a f e e , c c , a d e e a e e a . A UNKNOWN a e b e a e c e. UNKNOWN a e b e d c e e d e d a a a d e f e d a e e f f e c .
UNK/SBZP	UNKNOWN e a d , S d-Be-Ze - -P e e ed e . I a e e a , e b e a d a 0, a 0 f a b f e d, a d e e f e d b e e d. S f a e e e f e d e a d a 0, a 0 f a b f e d, a d e a SBZP c e e e f e d.

