


Magn Tek

Hall Based Angle Position Encoder Sensor

Features and Benefits

- Based on Hall Sensing Technology with 0°~360° Full Range Angle Sensing
- Independent Output Interface: I²C, SSI, ABZ, UVW, Analog/PWM and Push-Button Function on Z-Axis
- 14 bit Core Resolution
- Maximum Rotation Speed 30,000 RPM
- Output Propagation Delay <2 us
- Incremental ABZ Resolution 1~1024 Pulses per Revolution User Programmable
- UVW Output Resolution 1~16 Pole-Pairs per Revolution User Programmable
- RoHS Compliant 2011/65/EU
- SOP-8 and QFN-16 Package



Applications

- Absolute Linear Position Sensor
- Robotics Control
- Contactless Knob
- Contactless Potentiometer
- Power Tools



General Description

The MagnTek rotary position sensor MT6701 is an IC based on Hall sensing technology. A rotating magnetic field in the x-y sensor plane delivers two sinusoidal output signals indicating the angle (α) between the sensor and the magnetic field direction.

The incremental ABZ output mode is available in this sensor series, making the chip suitable to replace various optical encoders. The maximum resolution is 1024 pulse/4096 steps per revolution in binary mode.

A standard I²C or SSI interface allows a host microcontroller to read the 14 bit absolute angle position data from MT6701. The absolute angle position is also provided as PWM output or linear analog signal proportional to VDD from a 12 bit DAC.

Additionally, the PUSH output indicates the fast air-gap changes between the MT6701 and magnet which can be used to implement a contactless pushbutton function in which the knob can be pressed to move the magnet toward the MT6701.





Table of Contents

rea	itures and	benefits	l
Ap	plications		1
Gei	neral Desc	ription	1
1	Pin Confi	guration	3
	1.1 SOP	-8 Package	3
	1.2 QFN	-16 Package	4
2	Function	Diagram	5
3	Absolute	Maximum Ratings	5
4	Electrical	Characteristics	6
5	Magnetic	Input Specifications	8
6	Output M	ode	g
	6.1 I/O	Pin Configuration	g
	6.2 Refe	erence Circuit for ABZ/UVW/PWM/Analog Output	10
	6.3 Qua	drature A,B and Zero-Position Output Signal (ABZ Mode)	11
	6.4 UVV	V Output Mode	15
	6.5 Ana	log Output Mode	16
	6.6 Puls	e Width Modulation (PWM) Output Mode	17
	6.7 I ² C I	nterfacenterface	18
	6.7.1	I ² C Timing Diagram	19
	6.7.2	I ² C Read Angle Registers	
	6.7.3	I ² C Burst Read	21
	6.7.4	I ² C Write	21
	6.8 SSI	Interface	
	6.7.1	SSI Timing Diagram	
	6.7.2	SSI Read Angle	
		button Output	
7		al Angle Direction	
8	_	nformation	
		-8 Package	
		-16 Package	
9		ts and Disclaimer	
10	Revision F	listory	30





1. Pin Configuration

1. 1 SOP-8 Package




Figure 1: Pin Configuration for SOP-8 Package

Pin List

Name	#	Туре	Description
VDD	1	Power Supply	3.3~5.0V Supply
MODE	2	Digital Input	ABZ or I ² C/SSI Selection
OUT	3	Analog/Digital Output	Analog or PWM Output
GND	4	Power Supply	Ground
PUSH	5	Digital Output	Push Button Function Output
Α	6	Digital Input/Output	Incremental Signal A, or I ² C data 'SDA', or SSI data 'DO'
В	7	Digital Input/Output	Incremental Signal B, or I ² C clock 'SCL', or SSI clock 'CLK'
Z	8	Digital Input/Output	Incremental Signal Z, or SSI 'CSN'

Family Members

Part Number	Description
MT6701CT-STD	SOP-8 Package, Tube Pack (100pcs/Tube) or Tape & Reel Pack (3000pcs/Reel)

*SOP-8 Reflow Sensitivity Classification: MSL-3





1. 2 QFN-16 Package




Figure 2: Pin Configuration for QFN-16 Package

Pin List

Name	#	Туре	Description
NA	1	-	NA
NA	2	-	NA
NA	3	-	NA
NA	4	-	NA
PUSH	5	Digital Output	Push Button Function Output
Α	6	Digital Input/Output	Incremental Signal A, or I ² C data 'SDA', or SSI data 'DO'
В	7	Digital Input/Output	Incremental Signal B, or I ² C clock 'SCL', or SSI clock 'CLK'
Z	8	Digital Input/Output	Incremental Signal Z, or SSI 'CSN'
W	9	Digital Output	Incremental Signal W, or -Z
-	10	-	-
U	11	Digital Output	Incremental Signal U, or –A
V	12	Digital Output	Incremental Signal V, or –B
VDD	13	Power Supply	3.3~5.0V Supply
MODE	14	Digital Input	ABZ or I ² C/SSI Selection
OUT	15	Analog/Digital Output	Analog or PWM Output
GND	16	Power Supply	Ground

Family Members

Part Number	Description
MT6701QT-STD	QFN-16 Package, Reel Pack (1000pcs/Reel)

^{*}QFN-16 Reflow Sensitivity Classification: MSL-1





2. Functional Diagram

The MT6701 is manufactured in a CMOS standard process and uses advanced magnet sensing technology to sense the magnetic field distribution across the surface of the chip. The integrated magnetic sensing element array is placed around the center of the device and delivers a voltage representation of the magnetic field at the surface of the IC.




Figure 3: Block Diagram

Figure 3 shows a simplified block diagram of the chip, consisting of the magnetic sensing element modeled by two interleaved Wheatstone bridges to generate cosine and sine signals, gain stages, analog-to-digital converters (ADC) for signal conditioning, and a digital signal processing (DSP) unit for encoding. Other supporting blocks such as LDO, etc. are also included.

3. Absolute Maximum Ratings (Non-Operating)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Name	Min.	Max.	Unit
DC Voltage at Pin VDD	-0.5	7	V
DC Voltage at Pin HVPP	-0.5	8	V
Storage Temperature	-55	150	°C
Operating Temperature	-40	125	°C
Electrostatic Discharge (HBM)	-	±3.0	KV
Electrostatic Discharge (CDM)	-	±1.5	KV





4. Electrical Characteristics

Operation conditions: Ta=-40 to 125°C, VDD=3.0~5.5V unless otherwise noted.

Symbol	Parameter	Conditions/Notes	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	-	3.0	3.3~5.0	5.5	V
Idd	Supply Current	-	-	10.0	-	mA
LSB	Resolution (ABZ Mode)	N Steps per Cycle		360°/N	-	0
INL	Integral Non-Linearity	Note (1)	-	±0.5	-	0
DNL	Differential Non-Linearity (ABZ Mode), Figure 4		-	±0.02	-	0
TN	Transition Noise (ABZ Mode)	25℃	-	0.01		°rms
Hyst	Hysteresis (ABZ Mode)		-	0.088	-	0
T_{PwrUp}	Power-Up Time	VDD Ramp<10us	-	-	1.0	ms
T_{Delay}	Propagation Delay	Constant Speed		1		us
Analog Ou	tput Specification					
R _{OUT}	Analog Output Resistance	-	-	15	30	Ω
R _L	Pull-Up or Pull-Down	-	1K	-	-	Ω
C_L	Loading Capacitor	-	-	-	100	nF
V_{Sat_High}	Saturation High Voltage	I _{Load} =1mA	95	98	-	%VDD
V_{Sat_Low}	Saturation Low Voltage	I _{Load} =1mA	-	2	5	%VDD
DAC_LSB	DAC LSB	12 bit DAC	-	0.025		%VDD
DAC_INL	DAC Integral Non-Linearity	-	-	-	±3	LSB
DAC_DNL	DAC Differential Non- Linearity	-	-	-	±1.5	LSB
V _{Noise}	Analog Output Noise	Ta=25°C, RMS Value excluding DAC Quantization Noise			0.02	%VDD
Erm	Ratiometric Error	Note (2)	-0.3	-	0.3	%
PWM Outp	out Characteristics					
FPWM	PWM Frequency	Programmable	-5% @27℃	994.4 /497.2	+5% @27℃	Hz
T _{Rise}	Rising Time	C _L =1nF	-	-	1	us
T _{Fall}	Falling Time	C _L =1nF	-	-	1	us





Digital I/O Characteristics (Push-Pull Type in Normal Mode)								
V_{IH}	High Level Input Voltage	-	0.7*VDD	-	-	V		
V_{IL}	Low Level Input Voltage	-	-	-	0.3*VDD	V		
V _{OH}	GPIO Output High Level	Push-pull (lout=2mA)	VDD-0.1	-	-	V		
V_{OL}	GPIO Output Low Level	Push-pull (lout=2mA)	-	-	0.1	V		
I _{LK}	Input Leakage Current	-	-	-	±1	μΑ		
Timing Spe	ecifications							
Tiov	Incremental Output Valid Time	Programmable	-	-	1	μs		

Note (1): The typical error value can be achieved at room temperature and with no off-axis misalignment error. The maximum error value can be achieved over operation temperature range, at maximum air gap and with worst-case off-axis misalignment error.

Note (2): The analog output is by design ratiometric, i.e. it is proportional to the supply voltage VDD. The ratiometric error is calculated as follows.

$$Erm = \left[\frac{Vout(V_{DD})}{V_{DD}} - \frac{Vout(5V)}{5V}\right] \cdot 100\%$$




Figure 4: Drawing Illustration INL, DNL and TN (for 10 bit case)






5. Magnetic Input Specifications

Operation conditions: Ta=-40 to 125°C, VDD=3.0~5.5V unless otherwise noted, two-pole cylindrical diametrically magnetized source.

Symbol	Parameter	Conditions/Notes	Min.	Тур.	Max.	Unit
Dmag	Diameter of Magnet	Recommended Magnet: Ø8mm x 2.5mm for Cylindrical Magnets	-	8.0	-	mm
Tmag	Thickness of Magnet		-	2.5	-	mm
Bpk	Magnetic Input Field Amplitude	Measure at the IC Surface	300	-	800	Guass
AG	Air Gap	Magnetic to IC Surface Distance	-	-	2.0	mm
RS	Rotation Speed		-	-	30,000	RPM
DISP	Off Axis Misalignment	Misalignment Error Between Sensor Sensing Center and Magnet Axis (See Figure 5)	-	-	0.3	mm
TCmag1	Recommended Magnet Material and Temperature	NdFeB (Neodymium Iron Boron)	-	-0.12	-	%/°C
TCmag2	Drift Coefficient	SmCo (Samarium Cobalt)	-	-0.035	-	٠, ٦






Figure 5: Magnet Arrangement





6. Output Mode

The MT6701 provides ABZ, SDI, UVW, Analog and PWM at output pins, also angle position data could be transferred by I²C or SPI interface.

6.1 I/O Pin Configuration

For SOP-8 package, ABZ (Single-end), I²C and SSI are configured to Pin.6, Pin.7 and Pin.8. Analog and PWM output is configured to Pin.3.

SOP-8 Package I/O Pin Configuration

Pin#	I ² C	SSI	ABZ	PWM	Analog	Push
3				PWM	Analog	
5						Push
6	SDA	DO	Α			
7	SCL	CLK	В			
8		CSN	Z			

For QFN-16 package, ABZ (Single-end), I²C and SSI are configured to Pin.6, Pin.7 and Pin.8. UVW and –A-B-Z are configured to Pin.9, Pin.11 and Pin.12. Analog and PWM output is configured to Pin.15.

QFN-16 Package I/O Pin Configuration

Pin#	I ² C	SSI	ABZ	ABZ+UVW	ABZ Differential	PWM	Analog	Push
5								Push
6	SDA	DO	Α	А	А			
7	SCL	CLK	В	В	В			
8		CSN	Z	Z	Z			
9				W	-Z			
11				U	-A			
12				V	-B			
15						PWM	Analog	



6.2 Reference Circuit for ABZ/UVW/PWM/Analog/Push Output




Figure 6: MT6701CT(SOP-8) Reference Circuit for ABZ/PWM/Analog/Push Output




Figure 7: MT6701QT(QFN16) Reference Circuit for ABZ/UVW/PWM/Analog/Push Output





6.3 Quadrature A, B and Index Output

As shown in Figure 8, when the magnet rotates counter-clock-wise (CCW), output B leads output A by 1/4 cycle, when the magnet rotates clock-wise (CW), output A leads output B by 1/4 cycle (or 1 LSB). Output Z indicates the zero position of the magnet.

After chip power-on, the ABZ output is blocked for 16ms to guarantee proper output.




Figure 8: ABZ output with VDD power on





Output Z indicates the zero position of the magnet and the pulse width of Z is selectable as 1, 2, 4, 8, 12, 16 LSBs and 180° as shown in Figure 9 and Figure 10. It is guaranteed that one Z pulse is generated for every rotation. The zero position is user programmable.




Figure 9: Typical ABZ Output w/i Z pules width=1,2,4,8,12 and 16 LSBs





Figure 10: Typical ABZ Output w/i Z pules width=180°





ABZ resolution is user programmable from 1~1024 PPR. The relationship between binary bits, LSBs and PPR resolution of ABZ output are shown in Figure 11 and Figure 12.



10 bit=210 LSBs=1024 Steps=256 PPR

Figure 11: ABZ Output Resolution=10 bit




Figure 12: ABZ Output Resolution=1000 PPR





The Z/Index pulse width could be programmed

Z/Index Pulse Width Register (MTP)

Reg. Z_Pulse_Width<2:0>	Width (LSBs)	Reg. Z_Pulse_Width<2:0>	Width (LSBs)
000	1	100	12
001	2	101	16
010	4	110	180°
011	8	111	1

The mechanical zero position could be programmed, it is a 12 bits data for 0~360°.

Zero Position Register (EEPROM)

Register	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Zero_MSB	NA	Z_Pul	Z_Pulse_Width<2:0>			Zero<11:8>		
Zero_LSB		Zero<7:0>						

The resolution of ABZ could be programmed by a 10 bit register 'ABZ_RES'

ABZ Resolution Register (EEPROM)

Register	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
ABZ_RES	UVW_Res<3:0>				NA	NA	ABZ_RE	ES<9:8>
ABZ_RES	ABZ_RES<7:0>							





6.3 UVW Output Mode

The MT6701 provides U, V and W pulses which are 120° (electrical) out of phase as shown in Figure 13. The cycles of UVW per rotation can be programmed.




Figure 13: Typical Output Waveform for UVW Mode

UVW Pole Pairs Register (EEPROM)

Reg. UVW_RES<3:0>	UVW Pole Pairs
0000	1
0001	2
0010	3
0011	4
0100	5
0101	6
0110	7
0111	8
1000	9
1001	10
1010	11
1011	12
1100	13
1101	14
1110	15
1111	16





6.4 Analog Output Mode

The MT6701 provides a rail-to-rail linear analog output by a build-in 12 bit DAC as shown in Figure 14. It's a linear transfer function of absolute angle and output voltage. To enable analog output, register 'Output Mode' should be programmed to low.




Figure 14: Default Analog Output

Analog or PWM Output Control Register (EEPROM)

Reg. Output Mode	Pin.3 (SOP-8), Pin.15 (QFN-16)
0	Analog
1	PWM

The angle and voltage value of start-point, Clamp_Low (0% or 10%) and Clamp_High (100% or 90%) could be user programmed, also the Zero Point could be user programmed as shown in Figure 15.




Figure 15: Analog Output Transfer Function





6.5 Pulse Width Modulation (PWM) Output Mode

The MT6701 provides a digital Pulse Width Modulation (PWM) output, whose duty cycle is proportional to the measured angle as shown in Figure 16. PWM is a default output of Pin.10.

The PWM output consists of a frame of 4119 PWM clock periods. The angle data is represented with 12 bit resolution in the frame. One PWM clock period represents 0.088° and has a typical duration of 244ns which also could be programmed to be 122ns.




Figure 16: PWM Output Frame

PWM Frequency (EEPROM)

Reg. PWM_Freq	PWM Frame Frequency
0	994.4 Hz
1	497.2 Hz





6.6 I²C Interface

The MT6701 provides a slave I²C interface for host MCU to read back digital absolute angle information from its internal registers. The reference circuit for I²C interface is shown in Figure 17, whether the need for pull-up resistor on SCL is determined by MCU, for MT6701 SCL is a digital input.




Figure 17: PC Reference Circuit of SOP-8 Package




Figure 18: PC Reference Circuit of QFN3x3 Package





6.6.1 I²C Timing Diagram




Figure 19: PC Timing Diagram

PC Timing Parameter

Parameter	Notes	Min.	Max.	Unit
T_{SCL}	SCL Clock Period	1	-	μs
$T_{HD.STA}$	Hold Time of 'START'	250	-	ns
T_LOW	Low Phase of SCL	250	-	ns
T _{HIGH}	High Phase of SCL	250	-	ns
$T_{SU.DA}$	Setup Time of SDA	100	-	ns
$T_{HD.DA}$	Hold Time of SDA	50	-	ns
T_R	Rising Time of SDA/SCL	-	150	ns
T _F	Falling Time of SDA/SCL	-	150	ns
$T_{SU.STP}$	Setup Time of 'Stop'	250	-	ns





6.6.2 I²C Read Angle Registers

The default slave ID of MT6701 is b' 0000110 in 7 bit binary form(It could be programmed to b' 0100110). The 14 bits angle data is stored in internal register 0x03 and 0x04. Please follow the I²C timing of Figure 20 to read the angle data from 0x03 and 0x04 registers.

Note: Please read Register 0x03 first and then read 0x04




Figure 20: PC Single Byte Read

Angle Data Register

Reg. Addresss	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x03		Angle<13:6>						
0x04		Angle<5:0>					NA	NA

 $0~360^{\circ}$ absolute angle θ could be calculated by the below formula:

$$\theta = \frac{\sum_{i=0}^{13} Angle < i > \bullet 2^{i}}{16384} \bullet 360^{\circ}$$





6.6.3 I²C Burst Read

The MT6701 provides an I²C burst read mode as shown in Figure 21 for faster data rate than single byte read mode.




Figure 21: PC Burst Read

6.6.4 I2C Write




Figure 22: PC Write





6.7 SSI Interface

The MT6701 also provides an SSI interface for host MCU to read back digital absolute angle information from its internal registers. The reference circuits for SSI interface are shown in Figure 23 and Figure 24.




Figure 23: SSI Interface Reference Circuit of SOP-8 Package




Figure 24: SSI Interface Reference Circuit of QFN-16 Package





6.7.1 SSI Timing Diagram

The MT6701 SSI is shown in Figure 25, a data transfer starts when CSN is pulled to logic 'Low'. The MT6701 transfers data on the falling edge of CLK, and the data transfer finally stops when CSN is pulled to logic. 'High'




Figure 25: SSI Timing Diagram

SSI Timing Parameter

Symbol	Notes	Min.	Тур.	Max.	Unit
T _L	Time between CSN falling edge and CLK falling edge	100		-	ns
T _{CLK}	Clock period	64		-	ns
T_{CLKL}	Low period of clock	30		-	ns
T _{CLKH}	High period of clock	30		-	ns
T _H	Time between SCK last rising edge and CSN rising edge	0.5•TSCK		-	ns
T_R	Rise Time of Digital Signal (with 20pf Loading Condition)	-	10	-	ns
T_F	Fall Time of Digital Signal (with 20pf Loading Condition)	-	10	-	ns
T_DV	Data valid time of MISO (with 20pf Loading Condition)	-	-	15	ns





6.7.2 SSI Read Angle




Figure 26: SSI Data Format

An SSI data transfer starts when CSN is pulled to logic 'Low', as shown in Figure 26. CLK is the Serial Port Clock and it is controlled by the SSI master, it is high when there is no SSI transmission. DO (Data Output) is the Serial Port Data Output from MT6701, it is driven at the rising edge of CLK and should be captured at the falling edge of CLK.

Bit 0-13: 14 bit Angle Data D[13:0]

Bit 14-17: 4 bit Magnetic Field Status Mg[3:0]

Bit 18-23: 6 bit CRC Code CRC[5:0]

 $0\sim360^{\circ}$ absolute angle θ could be calculated by the below formula with D[13:0]:

$$\theta = \frac{\sum_{i=0}^{13} D < i > \bullet 2^{i}}{16384} \bullet 360^{\circ}$$

Mg[3:0] Magnetic Field Status Truth Table:

Mg[1:0]	Status	Mg[2]	Status	Mg[3]	Status
0	Normal	0	Normal	0	Normal
1	Magnetic Field is too Strong	U	NOITHAL	U	NOTITIAL
2	Magnetic Field is too Weak		Push Button is	1	Langue Transle
3	-	1	Detected	•	Loss of Track

CRC Data Range: D[13:0] and Mg[3:0] total 18 bit, D[13] is the MSB, Mg[0] is the LSB

CRC polynomials: X⁶+X+1, MSB steam in first.





6.8 Pushbutton Output

The MT6701 implements a pushbutton detection function through a dynamic and relative measurement of the orthogonal magnetic field strength. This pushbutton detection function drives the PUSH output pin high when the MT6701 detects a fast (which is less than the time defined by 'PUSH_DIFF_DLY') increase of the magnetic field (which is larger than the percentage defined by 'PUSH_THRD'). After a fast decrease of the magnetic field, the PUSH output is driven low.




Figure 27: Pushbutton Function

PUSH THRD Register (EEPROM)

Reg. PUSH_THRD	Change Percentage
0	+44%
1	+50%
2	+38%
3	+31%

PUSH DIFF DLY Register (EEPROM)

Reg. PUSH_DIFF_DLY	Time (Second)
0	0.5
1	0.25


PUSH TIME OUT Register (EEPROM)

Reg. PUSH_TIME_OUT	Time (Second)
0	8
1	16
2	4
3	2





7. Mechanical Angle Direction










8. Package Information

8.1 SOP-8 Package








Sumala al	Dimensions in Millimeters		Dimensions in Inches	
Symbol	Min.	Max.	Min.	Max
Α	1.450	1.750	0.057	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
С	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.201
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
е	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°
Z	0.42	0.62	0.016	0.024







8.2 QFN-16 Package



Top View





Symbol	Dimensions i	n Millimeters	Dimensions in Inches	
Symbol	Min.	Max.	Min.	Max.
Α	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.203REF		0.008REF	
D	2.900	3.100	0.114	0.122
E	2.900	3.100	0.114	0.122
D1	1.600	1.800	0.063	0.071
E1	1.600	1.800	0.063	0.071
k	0.275REF		0.011REF	
b	0.180	0.300	0.007	0.012
e	0.500REF		0.020REF	
L	0.300	0.500	0.012	0.020
Z	0.420	0.620	0.016	0.024





9. Copy Rights and Disclaimer

- 1. This document may not be reproduced or duplicated, in any form, in whole or in part without prior written consent of MagnTek . Copyrights © 2020, MagnTek Incorporated.
- 2. MagnTek reserves the right to make changes to the information published in this document at anytime without notice.
- 3. MagnTek' s products are limited for use in normal commercial applications. MagnTek' s products are not to be used in any device or system, including but not limited to medical life support equipment and system.

For the latest version of this document, please visit our website: www.magntek.com.cn





10. Revision History

Revision Number	Date	Comments
0.1	2020.03	Initial Release