Белорусский государственный университет информатики и радиоэлектроники

4-ый курс специальности ПОИТ

# ПРОГРАММНОЕ ОБЕСПЕЧЕНИЕ ЦИФРОВОГО ПРОЕКТИРОВАНИЯ

Осенний семестр 2020 г.

<u>Лектор</u>: Иванюк Александр Александрович, проф. каф. информатики

Консультации:

Понедельник 15:00-15:50 ауд. 402-5

e-mail: ivaniuk@bsuir.by

sit.bachelors.bsuir@gmail.com

#### <u>Расписание лекций</u>:

Понедельник 15:50 — 17:10 ауд. 108-4 (\*)

Понедельник 17:25—18:45 ауд. 108-4 (2)

<u>Лабораторные работы</u>: ассистенты каф. ПОИТ Видничук В.П., Шамына А.Ю.

Промежуточные контрольные работы Зачет

Магистратура:

Проектирование Цифровых Систем на Устройствах Программируемой Логики

Аспирантура:

05.13.05

9. Методы и алгоритмы синтеза элементов и устройств для неклонируемой идентификации средств вычислительной техники и систем управления, а также для генерирования невоспроизводимых случайных последовательностей.

10. Теория, методы и алгоритмы проектирования элементов и устройств вычислительной техники и систем управления, обеспечивающих их уникальность, аутентичность, структурную целостность и защиту от несанкционированного использования.


#### 05.13.15:

13. Методы проектирования, в том числе контролепригодного, вычислительных машин, комплексов и компьютерных сетей, обеспечивающих их самотестирование, идентификацию и аутентификацию с целью защиты от несанкционированного использования, структурных изменений и реализации лицензирования, в том числе удаленного.




IC – Integrated Circuit


ASIC – Application Specific IC




**IC** Die




**Semiconductor Plate** 




**Physical Layout of IC** 




**Digital Scheme** 



**Logic Scheme** 




**HDL-description** 




**Block Scheme Editor** 

## Digital Design:



State Diagram (FSM) Editor

# Digital Design:



Waveform Editor & Debugger



Programmable Logic Devices (PLD)
Field Programmable Gate Arrays (FPGA)





### Литература:






### Литература:











### Литература:





### Программное обеспечение:

















### Аппаратное обеспечение:





Digilent NEXYS 4

FPGA-Based Development Board based on Xilinx Artix-7



Design of Digital (Systems) Devices = Digital Design

Key words: hardware (HW), digital system, digital device, circuit, integrated circuit (IC), logic gate, computer aided design (CAD), hardware description language (HDL), register transfer level (RTL), finite state machine (FSM), microprogrammed FSM (MP-FSM), flip-flop (FF), latch, programmable logic device (PLD), field programmable gate array (FPGA), application specific IC (ASIC), configurable logic block (CLB), look-up table (LUT), test bench (TB), data path, synthesis, optimization, simulation, verification, timing diagram, waveform, state diagram, combinational logic, sequential logic, (re)configurable logic, design for test/trust (DFT), physical cryptography, IP cores, etc.

# Digital {device, system, circuit}




Digital Camera




Digital System

Printed Circuit Board


(PCB)



Integrated Circuit




**Logic Gates** 



Transistors

System on a Chip (SoC)


# Digital Design Methodologies



Digital Design is a development of technical documentation, which allows to produce specified Digital Circuits in specified conditions.

# Digital Design Hardware Description Problem


<u>Problem definition:</u> Please, describe digital device called "<u>multiplexer</u>". Multiplexer has got two binary inputs A and B, one control input S and one output Z. In the case which binary value input S assumes – '0' or '1', multiplexer transmits binary value from input A or B to the output Z.




# Digital Design

## Hardware Description Problem

**<u>Description</u>** #1: It is possible to describe multiplexer as <u>Electrical Switch</u>.



<u>Description</u> #2: Multiplexer can be described by <u>Logical Switches</u>. For example, in <u>CMOS-technology</u> transistors are the such switches.



# Digital Design Hardware Description Problem

**Description** #3: We can describe the multiplexer by Table of Truth (Look-Up Table).

Z	В	Α	S
0	0	0	0
0	1	0	0
1	0	1	0
1	1	1	0
0	0	0	1
1	1	0	1
0	0	1	1
1	1	1	1



# Digital Design Hardware Description Problem

**Description** #4: We can describe the multiplexer by Logical Function.

			_
S	Α	В	Z
0	1	0	1
0	1	1	1
1	0	1	1
1	1	1	1

Minterms for Z=1 are products

$$m_2 = S' \cdot A \cdot B'$$
  
 $m_3 = S' \cdot A \cdot B$   
 $m_5 = S \cdot A' \cdot B$   
 $m_7 = S \cdot A \cdot B$ 

The SoP (Sum of Products)  

$$Z = m_2 + m_3 + m_5 + m_7$$

$$Z = S' \cdot A \cdot B' + S' \cdot A \cdot B + S \cdot A' \cdot B + S \cdot A \cdot B$$

Operations: '+ · are NOT, OR, AND logical operations

# Digital Design Hardware Description Problem

Basic Logical Functions: NOT, OR, AND

X	Y=NOT(X)
0	1
1	0

Become the logic function NOT has got only one argument logic gate NOT also has got only one input and one output. Graphical symbol of logic gate NOT is shown below.

$$X = \text{Output Value}$$
Output Value






# Digital Design Hardware Description Problem

Basic Logical Functions: NOT, OR, AND


X1	X2	Y=X1 AND X2
0	0	0
0	1	0
1	0	0
1	1	1



# Digital Design Hardware Description Problem

Basic Logical Functions: NOT, OR, AND

X1	X2	Y=X1 OR X2
0	0	0
0	1	1
1	0	1
1	1	1




# Digital Design Hardware Description Problem

**Description** #5: It is possible to optimize the Table of Truth notation using AND-OR NOT terms. For the multiplexer example we will have next expression:

$$Z = S' \cdot A \cdot B' + S' \cdot A \cdot B + S \cdot A' \cdot B + S \cdot A \cdot B$$
$$Z = S' \cdot A + S \cdot B$$

**Description** #6: Previous expression can be realized as logic circuit using NOT, 2-inputs AND and OR gates.



# Digital Design

## Hardware Description Problem

**Description** #7: It is possible to describe the multiplexer using high-level languages as **VHDL**. Here is an example of multiplexer **behavioral VHDL** description:

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Entity MUX is

port (
A,B,S: in std_logic;
Z: out std_logic);
End MUX;
Architecture behavioral of MUX is
Begin

Z <= A when S='0' else B;
End behavioral;
```

# Digital Design Hardware Description Problem


**<u>Description</u>** #8: Also the multiplexer can be described by using **structural VHDL**:

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Entity MUX is


    port (
        A,B,S: in std_logic;
        Z: out std_logic);
End MUX;
Architecture structural of MUX is
Begin


    U1: INV port map (S, SN);
    U2: AND2 port map (A, SN, ASN);
    U3: AND2 port map (S, B, SB);
    U4: OR2 port map (ASN, SB, Z);
End structural;
```


# Digital Design Flow




# Digital Design Abstractions









# Digital Design Abstractions



# Digital Design Abstractions




# Digital Design Flow (FPGA-based)



# Digital Design Flow (FPGA-based)

**Functional Specification** 




# Digital Design Flow (FPGA-based)

**Functional Specification** 


#### **Timing Estimates**

- -Setup and Hold times for inputs pins.
- -Propagation times for the output pins.
- -Clock cycle time.



#### **Package Type**

Printed Circuit Board design depends on the FPGA package type: BGA, TQFP, TSOP etc.



Power Consumption Target

Power Estimation Methodologies Estimation of switching activity Low Power Design

**Test Methodologies** 


7

6

Build-In Self Testing Boundary-Scan Testing Self-Diagnostics and Self-Repair Techniques Design for Test


# Digital Design Flow (FPGA-based)

**Design Entry** 



# Digital Design Flow (FPGA-based)

**Design Synthesis** 



# Digital Design Flow (FPGA-based)

Design Implementation

