
Белорусский государственный университет информатики и радиоэлектроники

4-ый курс специальности ПОИТ


ПРОГРАММНОЕ ОБЕСПЕЧЕНИЕ ЦИФРОВОГО ПРОЕКТИРОВАНИЯ

Introducing to VHDL
Description Styles:
Structural




Introducing to VHDL Description Styles:

Iterative Structural




Introducing to VHDL
Description Styles:
Behavioral



Introducing to VHDL

Description Styles:


Pseudo Structural



Introducing to VHDL

Description Styles:

Mixed



Combinational Logic: Universal Table of Truth

```
Library IEEE;
  Use IEEE.STD LOGIC 1164.ALL;
   Use IEEE.STD LOGIC ARITH.ALL;
   Use IEEE.STD LOGIC UNSIGNED.ALL;
   Entity CLOGIC_4x1 is
       Generic ( — Число входных портов компоненты
                  Ni : Integer range 1 to 3
                                                           := 1:

    Значения функции в векторном шестнадцатиричном формате

                  INIT: std logic vector( 15 \text{ downto } 0 ) := x"0001");
12
13
       Port
                ( — Входная Ni—разрядная шина
                       : in std logic vector (NI-1 downto 0);
                  — Выходной порт
16
                       : out std logic );
   End CLOGIC 4x1;
17
18
   Architecture Behavioral of CLOGIC_4x1 is
20
   Begin
^{21}

    Из младшей части таблицы INIT,

    размерность которой ограничивается параметром Ni,

    — выбирается двоичное значение, хранящееся по адресу IP.
```

```
25
26 — Выбранное значение есть значение функции, транслируемое
27 — на выходной порт F.
28 F <= INIT ( 2**NI-1 downto 0 )( CONV_INTEGER( IP ) );
29
30 End Behavioral;
```

Introducing to VHDL

Combinational Logic: Universal Table of Truth


Combinational Logic: FPGA Look-Up Table usage

```
Library UNISIM;
use UNISIM.vcomponents.all;
   — LUT4: 4—input Look—Up Table with general output
            Spartan -3E


    Xilinx HDL Language Template, version 12.4

   LUT4_inst : LUT4
   generic map (
   INIT => X"0000")
port map (
   0 \Rightarrow 0, — LUT general output
   10 => 10, -- LUT input
   11 => 11, -- LUT input
   12 => 12, -- LUT input
   13 => 13 -- LUT input
);
                                      LUT-Mask
— End of LUT4_inst instantiation
```

Introducing to VHDL Sequential Logic:




Sequential Logic:



Introducing to VHDL

Sequential Logic: bi-stable elements



Introducing to VHDL

Sequential Logic: bi-stable elements




Figure 1: The Reliability of the SRAM Cells Represented by the Number of Cells Which Belong to the Same Reliability Category

Physical Unclonable Functions Based Secret Keys Scheme for Securing Big Data Infrastructure Communication

Fadi Farha^a, Huansheng Ning^{a,*}, Hong Liu^b, Laurence T. Yang^c and Liming Chen^d


^aThe School of Computer and Communication Engineering, University of Science and Technology Beijing, Beijing, China. 100083

^bThe School of Computer Science and Software Engineering, East China Normal University, China


^cThe Department of Computer Science, St. Francis Xavier University, Antigonish, NS, Canada.

^dThe School of Computer Science and Informatics, De Montfort University, Leicester, UK.

Sequential Logic: bi-stable elements




Sequential Logic: latches



Introducing to VHDL

Sequential Logic: latches

| E | D | Q(t) | Q(t+1) | nQ(t+1) |
|---|---|------|--------|---------|
| 0 | X | q | q | q |
| 1 | 0 | q | 0 | 1 |
| 1 | 1 | q | 1 | 0 |




X – безразличное значение

q={0,1} - значение состояния

Q(t) — текущее значение на выходе

Q(t+1) — следующее значение на выходе



Introducing to VHDL

Sequential Logic: latches::D-Latch

```
Entity DLATCH is
       Port (D,E : in STD_LOGIC;
              Q, nQ : out STD LOGIC );
   End DLATCH;
   Architecture Beh of DLATCH is
   Begin
   Main: process (D, E)
10
   begin
11
   if E = '1' then
   Q <= D:
13
   nQ \le not D;
14
     end if:
15
   end process;
16
   End Beh;
```

Introducing to VHDL

Sequential Logic: latches::D-Latch

```
Entity DLATCH is
                                                                        ld
        Port (D,E: in STD_LOGIC;
                                                            INV
                Q, nQ : out STD LOGIC );
                                                                     D
   End DLATCH;
                                                            inv_0
                                                                                 пQ
   Architecture Beh of DLATCH is
                                                                     G
   Begin
                                                                    latch_1
   Main: process (D, E)
                                                                        ld
10
   begin
   if E = '1' then
11
                                                                     \mathbf{D}
     Q <= D:
13
        nQ \le not D;
14
      end if:
                                                                     G
15
   end process;
16
                                                                    latch_0
   End Beh;
```

Introducing to VHDL

Sequential Logic: latches::D-Latch

```
Entity DLATCH is
       Port (D,E: in STD LOGIC;
             Q,nQ: out STD LOGIC);
  End DLATCH;
   Architecture Beh of DLATCH is
  Begin
  Main: process( D, E )
  begin
11
   if E = '1' then
   Q <= D:
   nQ \le not D;
    end if;
  end process;
16
  End Beh;
```

```
Architecture Beh of DLATCH is
— Объект синтеза элемента памяти
signal q t : std logic;
Begin
— Поведенческое описание элемента памяти
Main: process (D, E)
begin
        if E = '1' then
                q t \leq D;
        end if:
end process;
— Передача хранящегося значения на выходной порт
Q \leq q t;
— Формирование парафазного значения
nQ \le not q t;
End Beh:
```

Introducing to VHDL

Sequential Logic: latches::real technological latches






Таблица переходов RTL-примитива ldcp

| CLR | PRE | G | D | Q(t) | Q(t+1) |
|-----|-----|---|---|------|--------|
| 1 | X | X | X | X | 0 |
| 0 | 1 | X | X | X | 1 |
| 0 | 0 | 1 | d | X | d |
| 0 | 0 | 0 | X | q | q |

Introducing to VHDL

Sequential Logic: latches::real technological latches

Таблица переходов RTL-примитива ldcp

| CLR | PRE | G | D | Q(t) | Q(t+1) |
|-----|-----|---|---|------|--------|
| 1 | X | X | X | X | 0 |
| 0 | 1 | X | X | X | 1 |
| 0 | 0 | 1 | d | X | d |
| 0 | 0 | 0 | X | q | q |

```
Architecture Beh of LDCP is
— Объект синтеза элемента памяти
signal q t : std logic;
Begin
— Поведенческое описание элемента памяти
Main: process (CLR, PRE, D, G)
begin
        if CLR = '1' then — сигнал с наивысшим приоритетом
                q_t <= '0':
         elsif PRE = '1' then — ecnu CLR='0'
                 q t \le '1';
         elsif G = '1' then -- ecnu CLR = '0' u PRE = '0'
                 q_t \ll D:
        end if:
end process;
                                                          PRE
— Передача хранящегося значения на выходной порт
                                                            LDCP
Q \ll q_t;
End Beh:
                                                               X8369
```

Introducing to VHDL

Sequential Logic: latches::real technological latches

Таблица переходов RTL-примитива ldcp

| CLR | PRE | G | D | Q(t) | Q(t+1) |
|-----|-----|---|---|------|--------|
| 1 | X | X | X | X | 0 |
| 0 | 1 | X | X | X | 1 |
| 0 | 0 | 1 | d | X | d |
| 0 | 0 | 0 | X | q | q |

```
if PRE = '1' then — сигнал с наивысшим приоритетом

q t <= '1';

elsif CLR = '1' then — если PRE='0'

q_t <= '0';

elsif G = '1' then — если PRE='0' и CLR='0'

q_t <= D;

end if;
```

