Белорусский государственный университет информатики и радиоэлектроники

4-ый курс специальности ПОИТ

ПРОГРАММНОЕ ОБЕСПЕЧЕНИЕ ЦИФРОВОГО ПРОЕКТИРОВАНИЯ

Introducing to VHDL

HDL – Hardware Description Language

VHDL, Verilog, SystemVerilog, SystemC, Handel-C, CUPL, AHDL, ABEL, PALASM, etc.

VHDL => VHSIC HDL, VHSIC => Very High Speed Integrated Circuit ADA, Pascal-like language

U.S Department of Defense in 1980^s IEEE Standard 1076

VHDL main features:

- 1) VHDL supports the whole design process:
 - System Level;
 - RT Level;
 - Circuit Level;
 - Logic gates Level;
- 2) VHDL is suitable for specification in
 - Behavioral domain;
 - Structural domain.
- 3) Precise simulation semantics is associated with the VHDL language constructs.


Introducing to VHDL

Synthesized and Not Synthesized descriptions

Behavioral Description	Z<=A and B;	Synthesized description, which uses signals, built- in logic operators, processes as a sequential subroutines and at the same time process can be a description for sequential circuit.
Structural Description	U1: AND_GATE port map (A,B,Z)	Synthesized description, which describes the digital system as a set of components and the interconnections between these components.
Time Description	Z<=A and B after 10 ns;	Not Synthesized description, which describes the behavior of the digital system in time using gates delay slots and signals transportation time.
Mixed Description	Component description as Z<= A and B.	Can be both: synthesized and not synthesized description. Simultaneously uses several types of HDL description.


Introducing to VHDL

VHDL operates with COMPONENTs. Each COMPONENT has its own ENTITY and ARCHITECTURE.



Introducing to VHDL

Ports: port is an object, which is used to provide the connection between the internal structure of the component and external environment.



Introducing to VHDL


Ports declaration: each port should have a type of a signal. There are several signal types in VHDL, but most important is STD_LOGIC type. Any object of this type can assume next values:

```
'U' — Uninitialized value;
'X' — Forcing unknown;
'o' — Forcing o;
'1' — Forcing 1;
'Z' — High impedance;
'W' — Weak unknown;
'L' — Weak o;
'H' — Weak 1;
'-' — Don't care.
```

Another example is BIT type, which uses only two values:


```
'o' — Logic o;
'1' — Logic 1.
```

Ports declaration:




Introducing to VHDL


Ports declaration: STD_LOGIC_VECTOR type



Architecture: this block of VHDL represents the description of declared entity.



Architecture:



```
-- Digital System

Entity Unit2 is
Port(
-- Joint declaration, only for ports of the same type!
Out1, Out2 : out std_logic;
Out3 : out std_logic_vector(3 to 0);
Out4 : out std_logic_vector(7 to 0)
);
End Unit1;
```


```
Architecture Behavior of Unit2 is

Begin

Out1<='1';
Out2<='0';
Out3<="0011";
Out4<="11110000";

End Behavior;
```


Architecture: there are several built-in logic operators in VHDL, which can be used for ports and for signals. They are: AND, OR, NOT, XOR, NAND, NOR, XNOR.




Architecture: each expression inside the architectures body is parallel expression.

Example:


```
Entity X is
     Port(
        A: in std_logic;
        B: in std_logic;
        Z: out std_logic
     );
End X;
```





Error: which value must be assigned to the output port Z?

Architecture: for STD_LOGIC type there are special rules how to simulate the situations with the multiple drivers for one port or signal. These rules are represented as the Resolution Table for STD_LOGIC objects:



Introducing to VHDL

Architecture: special objects – signals

```
-- 3-inputs AND gate
Entity AND3 is
      Port(
      A,B,C: in
                    std logic;
                                                                    Χ
                    std logic
             out
End AND3;
Architecture Behavior of AND3 is
      signal X: std logic;
Begin
      X \le A and B;
      Z \le C and X:
End Behavior;
```

Introducing to VHDL

Architecture: signals are similar to wires (parallel objects)

```
Entity W is
Port(
A,B,C: in std_logic;
Z1,Z2: out std_logic
);
End W;
```

```
Architecture Behavior of W is signal X: std_logic;
Begin

X<=A and B;

Z1<=C and X;

X<=A or B;

Z2<=C or X;
End Behavior;
```

