- Code Downloads VGA Controller
- Supporting Example Material

Features

Reset

Introduction

- Background Connections
- Signal Timing Pixel Clock
- Theory of Operation
- Port Descriptions Using the VGA Controller
- Conclusion • Appendix: VGA Timing Specifications • Feedback for Our Sponsor

**Code Downloads** 

# **VGA Controller**

# VGA Controller VHDL: vga\_controller.vhd

**Supporting Example Material** 

## Example hardware test image generator: <a href="https://hww.image\_generator.vhd">hw\_image\_generator.vhd</a> Archived complete Quartus II project using the DE2-115 development board: vga\_with\_hw\_test\_image\_v1\_0.qar

Note: If you are unfamiliar with Quartus II archives: you can open the archive file just like a Quartus II project file. When asked you if you want to restore it, say yes, and it places all contents of the original Quartus II project in the folder you specify.

**Programmable Logic Device** 

**Features** VHDL source code of a VGA interface controller

# • Example implementation using a DE2-115 development board

- Introduction
- Generates the signal timing for a VGA interface • Configurable VGA mode (i.e. resolution and refresh rate)

### into a system. As shown, the VGA controller requires a pixel clock at the frequency of the VGA mode being implemented. It then derives all of the signal timing necessary to control the interface. It outputs the current pixel coordinates to allow an image source to provide the appropriate pixel values to the video DAC, which in turn drives the VGA monitor's analog inputs. It also provides the sync signals for the VGA monitor. This component was designed using Quartus II, version 12.1. Resource requirements depend on the implementation.

minimum threshold for a logical high, so 3.3V can be used instead of 5V).

video DAC also requires a pixel clock to latch in these values.

Figure 2. VGA Female Connector (DB15 Receptacle)

**Description** 

general


analog red, 0-0.7V

analog green, 0-0.7V or 0.3-1V (if sync-on-green)

**Table 1.** VGA Connector Pinout and Signals

ADV7123 Video DAC VGA Monitor PLL VGA Controller Image Source red[7..0] input\_clk pixel\_clk disp\_ena IOR clock pixel\_clk disp\_ena R[7..0] R (analog) row[31..0] green[7..0] IOG G (analog) row[31..0] G[7..0] column[31..0] blue[7..0] IOB column[31..0] B (analog) B[7..0]

This details a VGA controller component that handles VGA signal timing, written in VHDL for use with CPLDs and FPGAs. Figure 1 illustrates a typical example of the VGA controller integrated



The color magnitudes are 0V-0.7V analog signals sent over the R, G, and B wires. (Alternatively, the green wire can use 0.3V-1V signals that incorporate both the horizontal and vertical sync

### signals, eliminating the need for those lines. This is called sync-on-green and is not addressed here.) The three color magnitude wires are terminated with 75Ω resistors. These lines are also terminated with 75Ω inside the monitor. To create these analog signals, the FPGA outputs an 8-bit bus for each color to a video DAC, in this example an ADV7123 from Analog Devices. This

The VGA interface also specifies four wires that can be used to communicate with a ROM in the monitor. This ROM contains EDID (extended display identification data), which consists of the monitor's parameters in a standard format. Several communication standards exist to access this data, but in the simplest case, these lines can be left unconnected.

Connections VGA connections use a 15 pin connector called a DB15. Figure 2 shows the DB15 female receptacle. Table 1 lists the pinout for the connector.

Connection

DAC output

DAC output

DAC output

no connect

**GND** 

analog blue, 0-0.7V 3 В function varies depending on standard used 4 **EDID** Interface

Signal

R

G

**GND** 

Pin

2

5

6	GND	for R	GND						
7	GND	for G	GND						
8	GND	for B	GND						
9	no pin	or optional +5V	no connect						
10	GND	for h_sync and v_sync	GND						
11	EDID Interface	function varies depending on standard used	no connect						
12	EDID Interface	function varies depending on standard used	no connect						
13	h_sync	horizontal sync, 0V/5V waveform	FPGA output						
14	v_sync	vertical sync, 0V/5V waveform	FPGA output						
15	EDID Interface	function varies depending on standard used	no connect						
Signal Timing  There are a wide variety of standard VGA modes, each with a specific resolution and refresh rate. Each mode has defined timing parameters. The appendix lists the signal timing specifications for numerous VGA modes. The VGA controller uses the GENERIC parameters declared in the ENTITY to set all of the timing specifications except for the pixel clock, which must be provided.  The provided example implementation of the VGA controller uses a 1920x1200 resolution with a 60Hz refresh rate, which is the maximum resolution of the monitor used.									
Pixel Clock									
This VGA controller requires the user to provide the pixel clock. This can be brought into the FPGA on a dedicated clock pin or can be derived inside the FPGA using a PLL. In the example project for the DE2-115 development board, the available 50MHz clock is input into one of the Cyclone IV FPGA's PLLs to produce a 193.16MHz pixel clock, as required by the 1920x1200 @60Hz VGA mode.									

back porch. Once the vertical blanking time completes, the counter resets to begin the next screen refresh.

A display enable is defined by the logical AND of the horizontal and vertical display times.

## The other counter increments as each row completes, therefore controlling the timing of the *v\_sync* (vertical sync) signal. Again, this is set up such that the display time starts at counter value 0, so the counter value equals the pixel's row coordinate during the display time. As before, the vertical display time is followed by a blanking time, with its corresponding front porch, sync pulse, and

counter resets to start the next row.

**Theory of Operation** 

Using these counters, the VGA controller outputs the horizontal sync, vertical sync, display enable, and pixel coordinate signals. The sync pulses are specified as positive or negative polarity for each VGA mode. The GENERIC parameters h\_pol (horizontal polarity) and v\_pol (vertical polarity) set the polarity of the VGA controller's h\_sync and v\_sync outputs, respectively. **Horizontal Timing** (h\_sync signal)

Display

Display Time

Figure 3 illustrates the timing signals produced by the VGA controller. The controller contains two counters. One counter increments on pixel clocks and controls the timing of the h\_sync

(horizontal sync) signal. By setting it up such that the display time starts at counter value 0, the counter value equals the pixel's column coordinate during the display time. The horizontal display

time is followed by a blanking time, which includes a horizontal front porch, the horizontal sync pulse itself, and the horizontal back porch, each of specified duration. At the end of the row, the

Front

Porch '

Sync

Pulse

Back

Porch

Port Descriptions

Table 2. Port Descriptions

**Port** 

pixel\_clk

reset\_n

h\_sync

v\_sync

disp\_ena

row[31..0]

n\_blank

n\_sync

column[31..0]

Table 2 describes the VGA controller's ports.

Width

1

1

1

32

32

1

Mode

in

in

out

out

out

out

out

out

out

**Data Type** 

standard logic

integer

integer

Interface

user logic

user logic

VGA monitor

VGA monitor

user logic

user logic

user logic

video DAC

video DAC

**Description** 

Asynchronous active low reset.

Horizontal sync signal.

Vertical sync signal.

Display

signal) (v\_sync Blanking Time Back Porch Figure 3. Signal Timing Diagram

Pixel clock at the frequency specified for the desired VGA mode.

Y pixel coordinate (i.e. row); 0 = top row, number of rows - 1 = bottom row.

X pixel coordinate (i.e. column), 0 = leftmost column, number of columns - 1 = rightmost column.

Determines if direct blanking is used. This example permanently sets this bit to '1', so no direct blanking is used.

Determines if sync-on-green is used. This example permanently sets this bit to '0', so no sync-on-green is used.

Display enable; 1 = display time, 0 = blanking time.

Figure 4. Hardware Generated Test Image

Reset

time.

Conclusion

Resolution

(pixels)

768x576

768x576

85

100

generated by the FPGA hardware. The example project here generates a hardware test image with the hw\_image\_generator.vhd file. This VHDL takes the pixel coordinates and display enable signals from the VGA controller to output color values to the video DAC at the correct times. The test image generated is a 600x478 pixel blue rectangle in the upper left corner of the screen, with the remainder of the screen yellow. Figure 4 shows the resulting test image.

This VGA controller is a programmable logic component that accomplishes the signal timing necessary to interface with a VGA monitor. It requires the user to provide only the pixel clock and, of

course, the image source. The VGA controller provides the horizontal and vertical sync signals, as well as the pixel coordinates and display enable needed to produce the image at the proper

96

64

96

40

64

56

64

72

80

80

80

176

136

24

48

96

48

128

120

80

104

108

104

112

120

640x350 70 25.175 640 640x350 85 31.5 640 32 640x400 70 25.175 16 640 31.5 640x400 85 640 32 60 640x480 25.175 640 16 31.5 640x480 73 24 640 75 640x480 31.5 640 16 640x480 85 36 640 56 640x480 100 43.16 40 640 85 35.5 720x400 720 36 60 768x576 34.96 768 24 72 32 768x576 42.93 768 768x576 75 45.51 40 768

Appendix: VGA Timing Specifications

**Pixel Clock** 

(MHz)

**Table A1:** Timing Specifications for Various VGA Modes

**Refresh Rate** 

(Hz)

800x600	56	36	800	24
800x600	60	40	800	40
800x600	75	49.5	800	16
800x600	72	50	800	56
800x600	85	56.25	800	32
800x600	100	68.18	800	48
1024x768	43	44.9	1024	8

51.84

62.57

768

768

1024x768 60 65 1024 1024x768 70 75 75 1024x768 78.8 1024x768 85 94.5 1024x768 100 113.31

1152x864 85 119.65 1152x864 100 143.47 81.62 1152x864 60 1280x1024 60 108 1280x1024 75 135 1280x1024 85 157.5

Using the VGA Controller To use the VGA Controller, simply set the GENERIC parameters in the ENTITY to values specified by the desired VGA mode. The appendix lists the signal timing specifications for many VGA modes. As explained above, the required pixel clock must also be provided. In addition to the VGA Controller, the user must also provide an image source. Images are generally provided via file in off-chip memory, but can also be provided by a file in on-chip memory or be

The reset\_n input port must have a logic high for the VGA controller component to operate. A low logic level on this port asynchronously resets the component. During reset, the component deasserts the horizontal and vertical counters, clears the pixel coordinates, and disables the display. Once released from reset, the VGA controller resumes operation.

> **Horizontal (pixel clocks)** Vertical (rows) h\_sync v\_sync **Polarity Polarity Display Display** Front Sync **Back** Front Sync **Back Porch Pulse Porch** Porch **Pulse Porch** 48 2 16 96 37 60 350 p n 64 96 350 32 3 60 р n

> > 12

10

9

1

1

1

1

1

2

2

3

3

3

3

3

3

3

8

6

3

3

3

3

3

3

3

3

67

33

46

69

43

104

38

56

56

n

n

n

n

n

n

n

р

p

p

35

41

33

29

16

25

25

42

17

21

22

41

29

n

n

n

n

n

n

n

n

n

n

n

р

n

p

n

n

n

n

р

р

p

p

р

n

400

400

480

480

480

480

480

400

576

576

576

768

768

40 80 120 576 1 3 25 n p 48 80 3 31 128 576 n 24 72 22 128 600 p p 128 88 600 1 23 1 3 80 160 600 21 120 64 37 6 600 23 1 64 152 600 3 27 р p 88 3 136 600 1 32

0

3

3 1024 24 136 144 768 6 29 n n 16 3 1024 96 176 768 28 p p 1024 48 96 208 768 36 1024 72 112 184 42 768 108 75 128 256 32 1152 64 864 р 1152 72 128 200 864 39 1152 80 128 208 864 1 47 1152 64 120 184 864 27 1280 48 112 248 1024 1 3 38 р p 1280 16 144 248 1024 38

56

160

1280 224 1024 64 160 44 p p 100 190.96 1280 96 240 1024 57 144 n 60 83.46 1280 64 200 800 24 136 102.1 60 1280 80 136 216 960 3 30 n 72 124.54 1280 88 136 224 960 37 p 75 129.86 1280 88 136 224 960 1 38 85 148.5 1280 224 960 64 160 47 100 178.99 1280 96 144 240 960 53 n 60 85.86 1368 72 216 768 1 23 144 122.61 60 1400 88 152 240 1050 1 33 n

1152x864 1280x1024 1280x800 1280x960 1280x960 1280x960 1280x960 1280x960 1368x768 1400x1050 1400x1050 72 149.34 1400 96 152 248 1050 40 1400x1050 75 155.85 1400 96 152 248 1050 1 42 1400x1050 85 179.26 1400 104 152 256 1050 49 n 1400x1050 100 214.39 1400 112 152 264 1050 58 n р

1440x900 60 106.47 80 232 900 28 1440 152 1600x1200 60 162 1600 64 192 304 1200 46 p р 1600x1200 65 175.5 1600 64 192 304 1200 46 1600x1200 70 189 1600 64 192 304 1200 46 202.5 192 1600 1600x1200 1600x1200 85 229.5 1600 64 192 304 1200 3 46

60 204.8 128 328 1792x1344 1792 200 261 1792x1344 75 1792 96 216 352 96 1856x1392 352 60 218.3 1856 224 1856x1392 75 288 1856 128 224 352 60 1920x1200 193.16 1920 128 208 336 234 1920x1440 60 128 208 344 1920 1920x1440 75 297 1920 144 224 352

280.64

147.14

1600x1200

1680x1050

100

60

128

104

1600

1680

176

184

304

288

1200

1050

1344

1344

1392

1392

1200

1440

1440

1

1

1

Feedback for Our Sponsor Please take a few seconds to help us justify the continued development and expansion of the eewiki. Click on one of our Digi-Key links on your way to search for or purchase electronic components. Is the eewiki helpful? Comments, feedback, and questions can be sent to eewiki@digikey.com.