SPECIFICATION


Contents

DUT	4
PHASES	5
BUILD	5
CONNECT	5
START OF SIMULATION	6
RUN	6
RESET	6
CONFIGURE	6
MAIN	6
REPORT	7
TESTBENCH	7
TEST	8
ENVIRONMENT	9
INTERFACE	10
PORT INTERFACE	10
CONTROL INTERFACE	11
MEMORY INTERFACE	11
RESET INTERFACE	11
AGENT	12
PROACTIVE AGENT	13
REACTIVE AGENT	14
CONFIGURATION OBJECT	15
DRIVER	16
MONITOR	17
ITEM	18
DATA PACKET ITEM	18
CONTROL ITEM	19
MEMORY ITEM	19
PORT ITEM	19
RESET ITEM	20
SEQUENCE	20
CONTROL SEQEUNCE	20

MEMORY SEQEUNCE	20
PORT SEQEUNCE	20
RESET SEQEUNCE	21
SCOREBOARD	21
COVERAGE	21
PORT COVERGROUP	22
MEMORY COVERGROUP	22
EVENT COVERGROUP	23
DATA COVERGROUP	23
PORT COVERAGE	24
PACKAGE	24
VERBOSITY	25

DUT

Design Description:



- This DUT is a simple switch, which can drive the incoming packet to destination ports based on the address contained in the packet.
- The DUT contain one input interface from which the packet enters the DUT.
- The DUT contains one memory configuration interface that is used to set the address of the 4 destination ports
- It has four output interfaces where the packet is driven out.

Packet format:

Destination	Address(DA)	Source	Address(SA)	Data	length	Payload	Dat
8b		1	8b	1	8b	0-25	5B

Functionality Flow:

- input interface (Data_In, Status):
- *The status signal has to be high when data is received and becomes low after sending last byte of the packet;
- *When status is low, data is ignored/lost;
- output interface (the 4 ports: Data, Ready, Read):
- *When the data is ready to be sent out from the port, DUT makes the ready signal high indicating that data is ready to be read;
- *If the read signal is set high when ready is high, then the data comes out of the data signal;
- *There are 2 internal signals for port FIFO: empty and full:
 - When fifo_x is full no more data can be saved.
 - When fifo_x is empty, ready_x is set low.
 - When fifo x is not empty, ready x is set high.
- memory configuration interface (Mem_Data, Mem_addr, Mem_en, Mem_addr):
- *To configure the DUT, a memory interface is provided;
- *The address of the ports should be unique; it is 8 bits wide *Memory address (0,1,2,3) contains the address of port (0,1,2,3) respectively.
- * When mem_en and mem_wr_rd are high, mem_data is saved at mem_add;
- *If the DA field in the packet matches with the configured address of any port, then the packet comes out of that port.
- *Reset doesn't affect the memory configuration

PHASES

BUILD

Component	Description				
Test	A new environment configuration object is created and assigned to the environment. The environment is created. The sequences are created.				
Environment	A new environment configuration object is created and takes the assigned configuration object from the database. Multiple agent configuration objects are created and assigned to the agents. The agents are created. The scoreboard is created. The coverage is created.				
Agent control	A new agent configuration object is created and takes the assigned configuration object from the database. If the agent is active, a sequencer and a driver are created. A monitor is created.				
Agent reset	A new agent configuration object is created and takes the assigned configuration object from the database. If the agent is active, a sequencer and a driver are created. A monitor is created.				
Agent memory	A new agent configuration object is created and takes the assigned configuration object from the database. If the agent is active, a sequencer and a driver are created. A monitor is created.				
Agent port	A new agent configuration object is created and takes the assigned configuration object from the database. If the agent is active, a sequencer and a driver are created. A monitor is created.				
Driver control	The interface is taken from the database.				
Driver reset	The interface is taken from the database.				
Driver memory	The interface is taken from the database.				
Driver port	The interface is taken from the database.				
Monitor control	The interface is taken from the database.				
Monitor reset	The interface is taken from the database.				
Monitor memory	The interface is taken from the database.				
Monitor port	The interface is taken from the database.				

CONNECT

Component	Description		
Agent control	If the agent is active the driver is connected to the monitor. The monitor		
Agent control	analysis port is connected to the agent analysis port.		
A gant reset	If the agent is active the driver is connected to the monitor. The monitor		
Agent reset	analysis port is connected to the agent analysis port.		
Agent memory	If the agent is active the driver is connected to the monitor. The monitor		
	analysis port is connected to the agent analysis port.		
A gent port	If the agent is active the driver is connected to the monitor. The monitor		
Agent port	analysis port is connected to the agent analysis port.		
	The virtual sequencer sequencers are connected to the port agents'		
Environment	sequencer. All monitors are connected to the scoreboard and coverage.		
	The port agents' monitors are connected to the port coverage.		

START OF SIMULATION.

The topology is printed from test.

RUN

RESET

Component	Description		
	All data is set to idle:		
Driver control	■ data: 8'h00		
	data_status: 1'b0		
Driver reset	Reset is activated and deactivated after a clock.		
	All data is set to idle:		
	■ mem_data: 8'h00		
Driver memory	■ mem_add: 2'b00		
	■ mem_en: 1'b0		
	mem_rd_wr: 1'b0		
Duivon nont	All data is set to idle:		
Driver port	• read: 1'b0		

CONFIGURE

Component	Description
Driver memory	Every memory address is set to have a set value received from test.

MAIN

Component	Description			
Test	The sequences are started.			
Driver control	The driver gets the next item from the sequencer and sends it to the interface.			
Driver reset	The driver gets the next item from the sequencer and sends it to the interface.			
Driver memory	The driver gets the next item from the sequencer and sends it to the interface.			
Driver port	The driver gets the next item from the sequencer and sends it to the interface.			
Monitor control	The monitor gets the item from the interface. If the item is the same as the previous item then it is ignored. If the item is different it is printed and sent to the analysis port.			
Monitor reset	The monitor gets the item from the interface. If the item is the same as the previous item then it is ignored. If the item is different it is printed and sent to the analysis port.			
Monitor memory	The monitor gets the item from the interface. If the item is the same as			

	the previous item then it is ignored. If the item is different it is printed		
and sent to the analysis port.			
	The monitor gets the item from the interface. If the item is the same as		
Monitor port	the previous item then it is ignored. If the item is different it is printed		
_	and sent to the analysis port.		

REPORT

Component	Description				
Scoreboard	The following values are printed:				
Coverage	The coverage for each cover group is printed.				
Environment	The coverage for each individual port is printed.				

TESTBENCH

The testbench connects the environment and the DUT. The next steps are followed:

- declare the clock signal
- generate the clock
- create an instance of the input interface
- create an instance of the memory interface
- create four instances of the output interface
- instantiate the DUT
- set the interfaces for each agent
- enable the dump file
- run the test

TEST

The test class extends the uvm_test class. The next steps are followed:


- declare the environment
- declare the sequences
- create the environment in the build phase
- configure the environment in the build phase
- create the sequences
- print the topology in the start of simulation phase
- start the sequences in the main phase


There are 12 test cases and the smoke test.

From these 12 test cases only 10 can be verified for the current design. Test no. 3 and 10 require changes to the design.

- test_no_1: Memory undefined configuration
- test_no_2: Deactivate status in middle of transaction
- test_no_3: Read data in parallel
- test_no_4: Memory not unique configuration
- test_no_5: Packet destination address does not match
- test_no_6: Different length packets
- test_no_7: Back to back packets
- test_no_8: Activate reset in middle of transaction
- test_no_9: Identical packet fields
- test_no_10: Change port address in middle of transaction
- test_no_11: Port memory full
- test_no_12: Read cases

ENVIRONMENT





The environment class supports the testbench structure. The next steps are followed:

- declare the agents, interfaces, coverage and scoreboard
- create the agents, interfaces, coverage and scoreboard
- connect the analysis ports of the agents to the scoreboard and coverage


INTERFACE


There are 4 different interfaces connected to the DUT:


- INPUT INTERFACE (CONTROL INTERFACE)
- RESET INTERFACE
- MEMORY INTERFACE
- OUTPUT INTERFACE (PORT INTERFACE)


Each interface has:

- signals
- a driver clocking block
- a monitor clocking block
- a send task send(item_type item) which drives the signals
- a receive function receive(item_type item) which monitors the signals









PORT INTERFACE

The output interface is connected to the output ports of the DUT. This interface is instantiated four times. The next steps are followed:

- declare the signals
 - \circ port -8 bits
 - \circ read -1 bit
 - \circ ready -1 bit
- declare the driver clocking block
 - input port
 - o output read
 - input ready
- declare the monitor clocking block
 - o input port
 - o input read
 - o input ready

CONTROL INTERFACE

The input interface is connected to the input port of the DUT and the reset signal. The next steps are followed:

- declare the signals
 - \circ data -8 bits
 - o data status − 1 bit
- declare the driver clocking block
 - o output data
 - o output data_status
- declare the monitor clocking block
 - o input data
 - o input data_status

MEMORY INTERFACE

The output interface is connected to the memory port of the DUT. The next steps are followed:

- declare the signals
 - o mem_data 8 bits
 - o mem_addr 2 bits
 - \circ mem_en -1 bit
 - \circ mem_wr_rd 1 bit
- declare the driver clocking block
 - o output mem_data
 - o output mem_addr
 - o output mem_en
 - o output mem_wr_rd
- declare the monitor clocking block
 - o input mem_data
 - o input mem_addr
 - o input mem_en
 - o input mem_wr_rd

RESET INTERFACE

The reset interface is connected to the reset signal of the DUT. The next steps are followed:

- declare the signals
 - \circ reset -1 bit
- declare the driver clocking block
 - o output reset
- declare the monitor clocking block
 - o input reset


AGENT

The base_agent class extends the uvm_agent class. The next steps are followed:

- declare the sequencer, monitor and driver
- if the agent is active: create the sequencer, monitor and driver in the build phase, else if the agent is passive create the monitor in the build phase
- if the agent is active connect the sequencer and the driver in the connect phase


The base_agent class has the following parameters:

- string name = "base_agent"
- type ss_agent_config = base_agent_config
- type ss_item_seqr = uvm_sequence_item,
- type ss_item_mon = uvm_sequence_item
- type ss_driver = base_driver
- type ss_monitor = base_monitor




The base_agent is the base class used for the other agents:

- RESET AGENT
- CONTROL AGENT
- MEMORY AGENT




PROACTIVE AGENT



The RESET, CONTROL and MEMORY AGENTS are proactive agents. They have a sequencer connected to a driver and a monitor connected to the scoreboard and coverage.

REACTIVE AGENT




The PORT AGENT is a reactive agent. The sequencer is connected to the driver, the monitor is connected to the scoreboard and coverage.

Every PORT AGENT has a PORT SEQUENCER, which contains an analysis port and a fifo.

The VIRTUAL SEQUENCER contains the 4 port sequencers. In the environment, the virtual sequencer sequencers are connected to the sequencers in the agents.


The VIRTUAL SEQUENCE contains 4 sequences which start the reactive sequence for the reactive agent. Each loop checks for the port ready signal. The virtual sequence is then created in the test.

The sequence sent to the port contains one port item with the read bit set to 1'b0 or 1'b1 after the ready bit received from the loop.



CONFIGURATION OBJECT


Each agent has a configuration object which extends the base configuration object.



DRIVER

The base_driver class extends the uvm_driver class. It is the base class for:

- RESET DRIVER
- CONTROL DRIVER
- MEMORY DRIVER
- PORT DRIVER




Each driver resets the signals during the reset phase. Each driver sends data to the DUT during the main phase.

MONITOR

The base_monitor class extends the uvm_monitor class. It is the base class for:

- RESET MONITOR
- CONTROL MONITOR
- MEMORY MONITOR
- PORT MONITOR



Each monitor receives the data from the interface and sends it to the analysis port. For an item to be sent forward it has to be valid:

MONITOR	CONDITION		
MEMORY	The previous item has to be different from the current item.		
PORT	Ready has to be active or the previous item has to be different from the		
	current item.		
RESET	The previous item has to be different from the current item.		
CONTROL	Data status has to be active or the previous item has to be different from		
	the current item.		

ITEM

There are 5 item types:

- DATA PACKET
- RESET ITEM
- CONTROL ITEM
- MEMORY ITEM
- PORT ITEM

The data packet describes the data packet described by the DUT specifications. The other items are each correlated to a different interface.

Each item has:

- convert2string which converts the data into a string
- compare which compares this item with the given one
- copy which returns a deep copy of the given item

DATA PACKET ITEM

This packet has the following structure:

da = destination address - 1 byte
sa = source address - 1 byte
length = payload length - 1 byte
data = payload data - 0-255 bytes
data_status - 3-259 bytes

It also has the following control variables:

NAME	TYPE	DEFAULT	MEANING
delay	Integer	5	the delay after the package is sent to the DUT
max_length	Integer	255	payload maximum length
min_length	Integer	0	payload minimum length
random_DA	Enum	PREDEFINED	if it is set to PREDEFINED DA can only take
			memory data values; otherwise DA is random

Data packets has the following functions:

- function void set_parameters(int min_length, int max_length, bit [7:0] memory_data[4], enum random_DA) sets the parameters from the sequence
- function void set_status_low(int position) sets status low at a certain position
- function void set_all(bit[7:0] da, bit[7:0] sa, bit[7:0] length, bit[7:0] pay) sets the entire data packet no randomization
- function bit check() check if the packet length is equal to the payload size

CONTROL ITEM

This item is used by the control agent and has the following structure:

- data − 1 byte
- data_status 1 bit

MEMORY ITEM

This item is used by the memory agent and has the following structure:

- mem_data −1 byte
- mem addr -2 bits
- $mem_en 1 bit$
- mem_wr_rd 1 bit

Any signal can be overwritten using the set functions:

- function void set_data(logic [7:0] mem_data);
- function void set address(bit [1:0] mem add);
- function void set_enable(bit mem_en, bit mem_rd_wr);
- function void set_item(logic [7:0] mem_data, bit [1:0] mem_add, bit mem_en, bit mem_rd_wr);

PORT ITEM

This item is used by the port agent and has the following structure:

- port -1 byte
- ready − 1 bit
- read -1 bit

It has the bandwidth variable, which sets the probability of a read to be active.

RESET ITEM

This item is used by the reset agent and has the following structure:

• reset - 1 bit

SEQUENCE

There are 4 different sequences, one for each port:

- RESET SEQUENCE
- CONTROL SEQUENCE
- MEMORY SEQUENCE
- PORT SEQUENCE

CONTROL SEQUUNCE

The control sequence creates a data packet and sets its delay. It has the following parameters:

- nr_items number of configuration created
- max_length packet maximum length
- min_length packet minimum length
- duration the duration of the status low special case
- position the position of the status low special case
- enable_status_low enable the status low special case
- random_DA if it is set to PREDEFINED DA can only take memory data values; otherwise DA is random
- no_delay decides if there is no delay after package
- no_random decides if the configuration is random or not

MEMORY SEQUUNCE

The memory sequence creates a pair of items, one active memory configuration and a disable item. It has the following parameters:

- nr_items number of configuration created
- addr the address of the configuration
- no_random decides if the configutation is random or not

PORT SEQUUNCE

The port sequence creates an item. The item is randomized if ready is active, otherwise the items' read signal is set to 0.

RESET SEQEUNCE

The reset sequence creates a pair of items, one active reset and one inactive reset.

SCOREBOARD

The scoreboard contains 7 analysis imports, one for each agent.

In the build phase the imports are created and the port queues, memory arrays, items and report variables needed for verification are instantiated.

In the report phase the miss rate is displayed.

Each import has its own write function:

- PORT: if data is valid than data is compared with the respective port queue
- CONTROL: if DA matches a memory than the port queue with the respective memory address is filled as long as data status is active
- MEMORY: if memory is enabled than the memory is saved in the memory array
- RESET : if reset is active than the port queues are deleted

COVERAGE

The coverage contains 5 different coverage groups:

- MEMORY COVERGROUP
- CONTROL COVERGROUP
- PORT COVERGROUP
- DATA COVERGROUP
- EVENT COVERGROUP

Nr.	Covergroup	Interfaces	Nr. Cases	Nr. cvp	Nr. Cross
1	cvg_pachet	control	18	18	0
2		port 0	15	11	4
3	cya nont	port 1	15	11	4
4	cvg_port	port 2	15	11	4
5		port 3	15	11	4
6	cvg_mem	memory	32	12	20
7	cvg_event	control, memory, port 0-3	414	22	392
			524	96	428

PORT COVERGROUP

Each port has to sample the following data:

covergroup	coverpoint	trigger	variable	bins	nr bins	code
	cvp_data		data	bin	7	0, [1 : 84], 85, [86 : 169], 170, [171 : 254], 255
cvg_port	cvp_read		read	bin	2	0, 1
	cvp_ready		ready	bin	2	0, 1
					11	

covergroup	cross coverpoint	trigger	variable coverpoint	bins	nr bins	code
cva port	cross rosoivo		cvp_read	bin	2x2 = 4	
cvg_port	cross_receive		cvp_ready	DIII	282 - 4	
					4	

There are 60 bins in total.

MEMORY COVERGROUP

covergroup	coverpoint	trigger	variable	bins	nr bins	code
	cvp_mem_rd_wr		mem_rd_wr	bin	2	0, 1
0.42	cvp_mem_en		mem_en	bin	2	0, 1
cvg_mem	cvp_mem_add		mem_add	bin	4	0, 1, 2, 3
	cvp_mem_data		mem_data	bin	4	0, 85, 170, 255
					12	

covergroup	cross coverpoint	trigger	variable coverpoint	bins	nr bins	code
	cross savo		cvp_mem_rd_wr	bin	2x2 = 4	
cva mom	cross_save		cvp_mem_en	DIII		
cvg_mem	arass data	mem_en &	cvp_mem_add	bin		
	cross_data mem_rd_wr		cvp_mem_data	DIII	4x4 = 16	
					20	

There are 32 bins in total.

EVENT COVERGROUP

This covergroup covers the special event that can occur:

covergroup	coverpoint	trigger	variable	bins	nr bins	code
	cvp_mem_rd_wr		mem_rd_wr	bin	2	0, 1
	cvp_mem_en		mem_en	bin	2	0, 1
cvg_event	4xcvp_read		read	bin	4x2	0, 1
	4xcvp_ready		ready	bin	4x2	0, 1
	cvp_status		data_status	bin	2	0, 1
					22	

covergroup variable cross trigger bins nr bins code coverpoint coverpoint cvp_mem_rd_wr cross_control cvp_mem_en bin 2x2x2 = 8cvp_status cvp_mem_rd_wr cvp_mem_en 2x2x4x2x cvg_event cross_port bin 4x2 = 256 cvp_read cvp_ready cvp_read 2x4x2x4x2 $cross_rd_wr$ cvp_ready bin = 128 data_status 392

There are 414 bins in total.


DATA COVERGROUP


covergroup	coverpoint	trigger	variable	bins	nr bins	code
cvg_pachet	cvp_da		da	bin	7	0, [1 : 84], 85, [86 : 169], 170, [171 : 254], 255
	cvp_sa		sa	bin	7	0, [1 : 84], 85, [86 : 169], 170, [171 : 254], 255
	cvp_length		length	bin	3	3, [4 : 254], 255
	cvp_data		data	bin	1	[0: 255]
					18	


PORT COVERAGE

The port coverage class contains one port cover group and is used to obtain the individual port coverage.

PACKAGE







port_agent.svh

VERBOSITY

VERBOSITY	DESCRIPTION	COMPONENT		
UVM_NONE				
	Reset driver	Reset driver		
	Reset monitor	Reset monitor		
UVM_LOW	Coverage	Coverage		
	Scoreboard	Scoreboard		
	Miss scoreboard			
	Memory monitor	Memory monitor		
UVM_MEDIUM	Start / Finish sequence	All sequences without		
	_	Virtual Sequences		
IIVM IIICII	Start drive	All		
UVM_HIGH	Finish drive			
UVM_FULL	Control monitor	Control monitor		
U V WI_FULL	Match scoreboard	Scoreboard		
HVM DEDIIC	Enter phase	All		
UVM_DEBUG	Exit phase			
IIVM EATAI	Failed to get configuration object	All		
UVM_FATAL	Failed to get interface			