Reference examples and short projects using UVM Methodology
SystemVerilog
Switch branches/tags
Nothing to show
Clone or download
mramdas Update simple_agent.svh
Replacing  uvm_sequencer#(simple_item) with a simple_sequencer code  to avoid confusion as both would work as well
Latest commit 173a806 Jan 14, 2016
Permalink
Failed to load latest commit information.
apb_project Update testbench.sv Aug 6, 2015
course_examples Update simple_agent.svh Jan 15, 2016
README.md modified README Oct 16, 2014

README.md

UVMReference

Reference examples and short projects using UVM Methodology

  1. course_examples directory has example code for basic uvm components and sequences that are referred in the course lectures This can be referred which also has decent enough comments to understand structure

  2. apb_project This containts a working copy for an APB interface protocol verification environment in UVM. Refer to this for the APB project assignment as part of the course