
pc
VPWR
VGND
clk
reset
$new_n96
$new_n97
$19712
$19708
$19714
$19710
instr_mem
$paramod$dbae341ed96c3e51eb4c195cb43712003ae98031\rom
addr_rd
clk
data_rom_out
$5135
sky130_fd_sc_hd__dfrtp_1
$5133
sky130_fd_sc_hd__dfrtp_1
$5136
sky130_fd_sc_hd__dfrtp_1
$5134
sky130_fd_sc_hd__dfrtp_1
CLK
D
Q
RESET_B
$20644
sky130_fd_sc_hd__clkinv_1
$20686
sky130_fd_sc_hd__clkinv_1
$20645
sky130_fd_sc_hd__clkinv_1
$20687
sky130_fd_sc_hd__clkinv_1
$20685
sky130_fd_sc_hd__clkinv_1
$20650
sky130_fd_sc_hd__xnor2_1
$20647
sky130_fd_sc_hd__nand3_1
$20649
sky130_fd_sc_hd__lpflow_isobufsrc_1
SLEEP
$20646
sky130_fd_sc_hd__xor2_1
$20648
sky130_fd_sc_hd__a21oi_1
instr
cu
control_unit
opcode
alu_op
mem_to_reg
mem_write
reg_write
alu_ctrl
alu_control
funct3
funct7
alu_opcode
$21976
$21977
sky130_fd_sc_hd__conb_1
LO
myalu
$paramod\ALU\BUS_WIDTH=s32'00000000000000000000000000100000
a
b
carry_in
borrow
carry_out
invalid_op
parity
y
zero
out_data
rf
regfile
rd
rs1
rs2
wd
we
rd1
rd2
reg_a
reg_b
alu_b
$new_n112
$new_n100
$20651
sky130_fd_sc_hd__nand3b_1
A_N
$20663
sky130_fd_sc_hd__and4b_1
$20662
$20652
$20653
$20660
$20654
$20655
$20656
$20657
$20658
$20659
$20661
sky130_fd_sc_hd__mux2_1
A0
A1
S
X
$20668
$20664
$20667
$20665
$20666
$20669
$20674
$20683
$20684
$20670
$20675
$20676
$20677
$20678
$20679
$20680
$20681
$20682
$20671
$20672
$20673
sky130_fd_sc_hd__a21o_1
A2
B1
3:0 - 3:0
7:1 - 6:0
6:0 - 7:1
14:12 - 2:0
31:25 - 6:0
6:0 - 6:0
30:30 - 0:0
11:7 - 4:0
19:15 - 4:0
24:20 - 4:0
31:31 - 0:0
20:20 - 0:0
21:21 - 0:0
28:28 - 0:0
29:29 - 0:0

cpu_top