



Power




File: Power.kicad_sch

AD9152




File: AD9152.kicad_sch

Adc_Dac



File: Adc_Dac.kicad_sch

Clocks




File: Clocks.kicad_sch




File: TTLgate.kicad_sch

MC12



File: MC12.kicad_sch

MC3




File: MC3.kicad_sch

H5 MountingHole

H7 MountingHole


H6 MountingHole

H8 MountingHole




File: Tdc.kicad_sch

PCie




File: PCie.kicad_sch



using Internal Vref
Short Vref with GNDADC on XEM8310
GNDADC and GND are isolated by FB2
(short pin 77 and 79)
VCCADC is supplied by XEM8310 via FB1

Set voltage for VIOx can be done through Frontpanel/SelectIO ??





- This connector includes all GT pins on bank 224, 225, 226
- and standard 1.2V pins on bank 67.
- Bank 67 is hard wired to 1.2V_DDR.
- Bank 67 is HP bank
- HP banks support LVDS inputs and outputs
- + Input: no internal termination (bz bank voltage 1.2V)
- + Output: Require 1.8V VCCO
- => Bank 67 could be used for inputs with no intrnal termination?



GTREFCLK_P/N_input mode: terminated by 500hm pull up to MGTAVCC (0.9V)_page 24_UG578
GTREFCLK_P/N_output mode: depends whith BUF primitives



GTREFCLK: has AC coupling cap on XEM8310 board
GT DATA lanes: connects directly to MC3, recommend AC coupling cap 100nF

J23
Conn_02x12_Odd_Even





B67_L14GC_P	1	2	B67_L21N
B67_L14GC_N	3	4	B67_L21P
B67_L17P	5	6	B67_L13GC_N
B67_L17N	7	8	B67_L13GC_P
B67_L16P	9	10	B67_L18N
B67_L16N	11	12	B67_L18P
B67_L24P	13	14	B67_L22N
B67_L24N	15	16	B67_L22P
B67_L19P	17	18	B67_L15N
B67_L19N	19	20	B67_L15P
B67_L23P	21	22	B67_L20N
B67_L23N	23	24	B67_L20P

The supplied Bank 67 1.2V VCCO rail has a limited user capacity of 250mA. Care must be taken using this rail as any noise coupled into it could have effects on the behavioral performance of the DDR.






F_{pd} = 10MHz, max 100MHz (depends Refclk and R)
loop filter BW should be < F_{pd} at least 10 times
choose 106kHz



10MHz from White Rabbit LVCMOS 3.3





Result from simulation
Range 100 to 100MHz
Noise in C0 and C2: 0.167ps
Noise in C1 and C3: 0.478ps

CML output
350 to 520 mVp-p
swing 750mV to 1.4V



sync pulse at least 1ms + RAO = 1
to sync the outputs

at least 275 mVp-p
differential[page 16]

output magnitude 250 to 450 mV
-> swing 500mV to 900mV





Filter (R 100 Ohm inline
at the output of TIAs)



Decouple all analog signals to AVSS


default:
Install R24, R25 = choose AIN3, AIN2
as common input of single-ended input mode
because adc has crosspoint multiplexer














input 400mV min, optimal 600 to 800mV

CML to LVDS ac-coupled
REFCLK self-biased to 600mV
SYSREF self-biased 0, 0.6, 1.25, 2V






- Power input 12V
 - CUI jack: max 5A: take from external
 - 6 pin connector: max 8A: take from PSU of PC




CFG12,CFG34:low:individual,2ms soft start
 SYNC/MODE:high:FPWM mode
 DL1,DL2:float:current limit 6.9
 DL1,DL2:connect to low-side NMOS for sync buck topology

SW fre = 1.2MHz,
 the higher fre, the less efficiency
 but the lower ripple
 6.0V 2A
 3.8V 2A
 3.0V 2A
 1.8V 4A
 Cap ESR should be lower than 10m Ohm



Sepic converter to have $V_{out} < V_{in}$



Cuk converter, invert the output

optional for 4.7pF cap to reduce the ripple,
 current cap has high ESR so DNI

