Lab 2 report

PB22111599 杨映川

#T1

```
module top_module (
    input
                                 cpu_overheated,
                                 shut_off_computer,
    output reg
    input
                                 arrived,
                                 gas_tank_empty,
    input
   output reg
                                 keep_driving
);
    // Edit the code below
    always @(*) begin
        if (cpu_overheated)
            shut_off_computer = 1'b1;
        else
            shut_off_computer = 1'b0;
    end
   always @(*) begin
        if (~arrived)
            keep_driving = ~gas_tank_empty;
        else
            keep_driving = 1'b0;
    end
endmodule
```

#T2

```
module top_module (
    input
                [15:0]
                                         scancode,
    output reg
                                         left,
    output reg
                                         down,
    output reg
                                         right,
    output reg
                                         up
);
    always @(*) begin
        up = 1'b0; down = 1'b0; left = 1'b0; right = 1'b0;
        case (scancode)
            16'he06b: left = 1'b1;
            16'he072: down = 1'b1;
            16'he074: right = 1'b1;
            16'he075: up = 1'b1;
```


```
defalut:;
endcase
end
end
```

#T3

实现代码:

```
module lab2Q3();
    reg
                  clk;
    reg
                  a;
                  b;
    reg
    reg [7:0] c;
    initial begin
         clk = 1;
         a = 1;
         b = 0;
         c = 8'b0;
         c = c + 1;
         #20;
         b = \sim b;
         #10;
         b = \sim b;
         #10;
         c = c + 1;
         #20;
         a = \sim a;
         b = \sim b;
         #20;
         a = ~a;
         c = c + 1;
         #40;
         a = \sim a;
         b = \sim b;
         #10;
         b = \sim b;
         #10;
         a =~a;
         c = c + 1;
         #20;
         b = \sim b;
    end
    always #10 clk = \simclk;
endmodule
```

生成波形图:



#T4 修改后的代码:


```
module ccounterr #(
    parameter
                 MAX VALUE = 8'd13,
    parameter
                 MIN_VALUE = 8'd10
)(
    input
                              clk,
    input
                              rst,
    input
                              enable,
    output
                              out
);
reg [7:0] counter;
always @(posedge clk) begin
    if (rst)
         counter <= 0;
    else
        begin
        if (enable) begin
             if (counter == 0)
                 counter <= MIN_VALUE;</pre>
             else if (counter >= MAX_VALUE)
                 counter <= MIN_VALUE;</pre>
             else
                 counter <= counter + 8'b1;</pre>
        end
```

```
else
counter <= 0;
end
end
assign out = (counter == MAX_VALUE);
endmodule
```

使用以下测试代码:

```
module q4_tb();
reg clk, rst, en;
wire out_PB;
initial begin
    clk = 0; rst = 1; en = 0;
    #10;
    rst = 0;
    #10;
    en = 1;
    #20;
    en = 0;
    #20;
    en = 1;
    #20;
    rst = 1;
    #20;
    rst = 0;
    #200;
    en = 0;
end
always #5 clk = \simclk;
ccounterr #(
    .MIN_VALUE(8'd10),
    .MAX_VALUE(8'd13)
) ccounterr (
    .clk(clk),
    .rst(rst),
    .enable(en),
    .out(out_PB)
);
endmodule
```

在Vivado中获得波形图:



可见

当rst == 1时, counter的值保持在00;

当rst == 0, en == 1时, counter的值在从0a到0d的范围内变化 当counter的值到达最大值后out_PB == 1并将counter的值重置到0a 即实现counter在MAX_VALUE和MIN_VALUE的范围之间变化

当rst == 0, en == 0时 counter的值为00

#T*2

RTL_GEQ -> 代码第12-14行,判断counter是否大于MAX_VALUE
RTL_MUX -> 代码第10-11行,判断rst是否为1
RTL_REG_SYNC -> 代码第9-18行,代表always循环
RTL_ADD -> 代码第15-16行,对counter进行加一操作
RTL_EQ -> 代码第19行,计算out的值