

# DIGITAL LOGIC AND DESIGN

## LAB FAT

Name: **VIBHU KUMAR SINGH**

Reg. No: **19BCE0215**

Teacher: **Sairabanu J.**

4. A) Design a Full adder and full subtractor using decoders.

B) Design bidirectional shift register with the following functionality:

0 0 -- Shift left

0 1 -- Parallel Load

1 0 -- Insert zero to the inputs

1 1 -- Shift right

A)

Q4 A)

1) Aim: To Design Full Adder and Subtractor using Decoder.

2) Truth Table:

Adder					Subtractor				
A	B	Cin	Sum	Carry	A	B	C	Diff.	Borrow
0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	1	1
0	1	0	1	0	0	1	0	1	1
0	1	1	0	1	0	1	1	0	1
1	0	0	1	0	1	0	0	1	0
1	0	1	0	1	1	0	1	0	0
1	1	0	0	1	1	1	0	0	0
1	1	1	1	1	1	1	1	1	1

3) K Map:

Sum =  $AB'C' + A'B'C + A'BC' + ABC$   
 $= (A \oplus B \oplus C)$

Carry =  $\Sigma(3, 5, 6, 7)$

Borrow =  $\Sigma(1, 2, 4, 7)$

Diff =  $\Sigma(1, 2, 4, 7)$

Borrow =  $\Sigma(1, 2, 3, 7)$

Design:

Design:

Logisim: main of 19BCE0215\_Q4part1


File Edit Project Simulate Window Help

19BCE0215\_Q4part1\*

- main
  - Wiring
  - Gates
  - Plexers
    - Multiplexer
    - Demultiplexer
  - Decoder
    - Priority Encoder
    - Bit Selector
  - Arithmetic
    - Adder
    - Subtractor
    - Multipplier
    - Divider
    - Negator
    - Comparator
    - Shifter
    - Bit Adder
    - Bit Finder
  - Memory
  - Input/Output
  - Base

**Circuit: main**

Circuit Name	main
Shared Label	
Shared Label Facing	East
Shared Label Font	SansSerif Plain 12



## OUTPUT:

Logisim: main of 19BCE0215\_Q4part1


File Edit Project Simulate Window Help

19BCE0215\_Q4part1\*

- main
  - Wiring
  - Gates
  - Plexers
    - Multiplexer
    - Demultiplexer
  - Decoder
    - Priority Encoder
    - Bit Selector
  - Arithmetic
    - Adder
    - Subtractor
    - Multipplier
    - Divider
    - Negator
    - Comparator
    - Shifter
    - Bit Adder
    - Bit Finder
  - Memory
  - Input/Output
  - Base

**Pin**

Facing	North
Output?	No
Data Bits	3
Three-state?	No
Pull Behavior	Unchanged
Label	
Label Location	West
Label Font	SansSerif Plain 12




Logisim: main of 19BCE0215\_Q4part1

File Edit Project Simulate Window Help




- 19BCE0215\_Q4part1\*
- main
- Wiring
- Gates
- Plexers
- Multiplexer
- Demultiplexer
- Decoder
- Priority Encoder
- Bit Selector
- Arithmetic
- Adder
- Subtractor
- Multiplier
- Divider
- Negator
- Comparator
- Shifter
- Bit Adder
- Bit Finder
- Memory
- Input/Output
- Base

Pin	
Facing	North
Output?	No
Data Bits	3
Three-state?	No
Pull Behavior	Unchanged
Label	
Label Location	West
Label Font	SansSerif Plain 12




Logisim: main of 19BCE0215\_Q4part1

File Edit Project Simulate Window Help



- 19BCE0215\_Q4part1\*
- main
- Wiring
- Gates
- Plexers
- Multiplexer
- Demultiplexer
- Decoder
- Priority Encoder
- Bit Selector
- Arithmetic
- Adder
- Subtractor
- Multiplier
- Divider
- Negator
- Comparator
- Shifter
- Bit Adder
- Bit Finder
- Memory
- Input/Output
- Base

Pin	
Facing	North
Output?	No
Data Bits	3
Three-state?	No
Pull Behavior	Unchanged
Label	
Label Location	West
Label Font	SansSerif Plain 12





B)

Q4 B)

Aim: To design Bidirectional shift register with the following functionality:

- 00 - shift left
- 01 - parallel load
- 10 - input zero to the inputs
- 11 - shift right.

Shift left: Shift left is a group of flip flops used to store multiple bits of data.


Parallel load: It is a type of register where the individual bit values in the register are loaded simultaneously.

Shift right: An  $n$ -bit shift right register can be formed using  $n$  flip-flops where each ff. stores a single bit of data.

Design:

Logisim: main of 19BCE0215\_Q4part2


File Edit Project Simulate Window Help



OUTPUT:

Logisim: main of 19BCE0215\_Q4part2

File Edit Project Simulate Window Help






Logisim: main of 19BCE0215\_Q4part2

File Edit Project Simulate Window Help




19BCE0215\_Q4part2\*

- main
  - Wiring
    - Splitter
    - Pin
    - Probe
    - Tunnel
    - Pull Resistor
    - Clock
    - Constant
    - Power
    - Ground
    - Transistor
    - Transmission Gate
    - Bit Extender
  - Gates
    - NOT Gate
    - Buffer
    - AND Gate
    - OR Gate
    - NAND Gate
    - NOR Gate
    - XOR Gate
    - XNOR Gate
    - Odd Parity
    - Even Parity
    - Controlled Buffer




Logisim: main of 19BCE0215\_Q4part2

File Edit Project Simulate Window Help



19BCE0215\_Q4part2\*

- main
  - Wiring
    - Splitter
    - Pin
    - Probe
    - Tunnel
    - Pull Resistor
    - Clock
    - Constant
    - Power
    - Ground
    - Transistor
    - Transmission Gate
    - Bit Extender
  - Gates
    - NOT Gate
    - Buffer
    - AND Gate
    - OR Gate
    - NAND Gate
    - NOR Gate
    - XOR Gate
    - XNOR Gate
    - Odd Parity
    - Even Parity
    - Controlled Buffer







- 19BCE0215\_Q4part2\*
- main
- Wiring
  - Splitter
  - Pin
  - Probe
  - Tunnel
  - Pull Resistor
  - Clock
  - Constant
  - Power
  - Ground
  - Transistor
  - Transmission Gate
  - Bit Extender
- Gates
  - NOT Gate
  - Buffer
  - AND Gate
  - OR Gate
  - NAND Gate
  - NOR Gate
  - XOR Gate
  - XNOR Gate
  - Odd Parity
  - Even Parity
  - Controlled Buffer

**Clock**

Facing

East

