

[Home](#) > [CSE20012020B2slot: Section 1](#) > [QUIZ1](#) > [Attempt 1](#)

QUIZ1

ATTEMPT SCORE

9 / 9**01** Multiple Choice**1 / 1**

.....is common issue in signed numbers and 1's complement representation

- ☐ 2 representation for every number
- ☒ 2 representation for zeros
- ☐ 2 representation for 1
- ☐ human readable

02 Multiple Choice**1 / 1**

What is the addressing mode used in the instruction SUB for the stack-organized machine?

- ☒ Implied
- ☐ Immediate
- ☐ Direct
- ☐ Register

03 Multiple Choice**1 / 1**

The content of an 8-bit register is initially 10100110. The register performs a 3-time right rotate. What is the final value of the result?

- ☐ 00110101
- ☐ none of the above
- ☐ 11110100
- ☒ 11010100

04 Multiple Choice**1 / 1**

Check whether the given 4 bit twos complement number results in overflow or not -6 + -4

- ☐ No over flow, No carry
- ☐ no over flow, carry
- ☐ overflow, no carry
- ☒ Overflow, carry

05 Multiple Choice

1 / 1

Compute the booth recording and modified booth recording format for the multiplier bit 110111

- ☒ [0, -1, +1, 0 , 0,-1], [-1, +2, -1]
- ☐ none of the above
- ☐ [0, 0, -1, +1, 0, 0, -1, 0] [-2, +1, -1]
- ☐ [0, +1, -1, 0, 0, +1] [+1, -2, +1]

06 Multiple Choice

1 / 1

A data movement instruction will be

- ☐ modify the status register
- ☐ modify the program counter
- ☒ transfer the data from one location to another
- ☐ modify the stack pointer

07 Multiple Choice

1 / 1

An instruction is stored at location 700 with its address field at location 701. The address field has the value 200. A processor register R1 contains the number 300. Evaluate the effective address if the addressing mode of the instruction is (a) immediate (b) relative (c) register indirect; (d) index with R1 as the index register.e)direct

- ☐ none of the above
- ☒ 701,902,300,500,200
- ☐ 700, 202,0, 300, 701
- ☐ 700,900, 0, 300,200

08 Multiple Choice

1 / 1

Compute Number of memory access in the execution cycle of a 1-address instruction if word length is 1 byte, the Opcode is 1 byte, Operand address/operand is 2 byte. [ADD A]

- ☒ 2
- ☐ 4
- ☐ 6
- ☐ 8

09 Multiple Choice

1 / 1

Which law states that the overall performance improvement gained by optimizing a single part of a system **is** limited by the fraction of time that the improved part **is** actually used.? is the statement correct

- ☒ Amadhals Law, and the statement is correct
- ☐ Moores Law, the statement is correct
- ☐ Amadhals Law, and the statement is not correct
- ☐ Moores Law, the statement is not correct