Partial reconfiguration and fault simulation on Altera Cyclone FPGA

Students project at the chair of computer architecture university freiburg

Markus Weiß

February 25, 2016

Contents

1	Soft	ware prerequisites	2
2 Par		ial reconfiguration	3
	2.1	Prerequisites	3
	2.2	The idea and the benefit	4
	2.3	Design flow and implementation	4
	2.4	Problems	5
	2.5	Discussion/Conclusion	6
		It simulation	7
	3.1	Prerequisites	7
	3.2	Idea and benefit	7
	3.3	Preparation and process to execute the fault simulation	7
	3.4	Implementation and improvement	
	3.5	Problems and troubleshooting	9
	3.6	Discussion and future work	10

1 Software prerequisites

The software used in both projects were Quartus II Version 14.1/15.0 and QSYS on Windows 7/8.1.

Quartus II is a design software for FPGAs (field programmable gate array) of Altera. With Quartus II VHDL- files were generated. The Quartus II software can be configured to reach different design goals, e.g. time complexity, speed, optimization of compilation time or energy consumption.

QSYS is described as a tool for system integration, to safe time by generating automatic connection-logic for different components. The developed VHDL code from Quartus II software can be imported to QSYS and is processed there to connect different components on the dev kit board. QSYS has to initiate, configure and connect the hps (hard processor system) to the fpga if they need to communicate.

In addition to the development software some driver have to be installed on the running operating system. To program the FPGA via the USB cable a special driver, Altera USB Blaster driver, needs to be installed. The installation of the Altera USB Blaster driver was not so intuitive as expected, cf. 3.5 problems.

The following software is used:

- Windows 7/8.1
- Quartus II (Version 14.1/15.0)
- QSYS
- Altera USB Blaster driver (insert version or revision)
- portable os for the dev kit (partial reconfiguration)
- usb-to-serial converter driver (fault simulation)

2 Partial reconfiguration

2.1 Prerequisites

The hardware used in this project was a development kit board from altera, namely "Terasic DE1-SoC Development Kit". This board consists of the following core components: an FPGA, named Altera Cyclone V (5SCEMA5F31C6N), a dual-core Cortex-A9 (HPS), 1GB DDR3 and 64MB SDRAM memory and different interfaces like USB,JTAG and i2c.

The communication interfaces are a on board USB-Blaster II, USB 2.0 ports, UART interface, Ethernet port and extended module for GPIO (general purpose input/output) pins.

The FPGA is the mainly used component of the development kit board and therefore here are some useful facts about it (Cyclone V):

- 85000 logic cells on the board
- 4450 kb embedded memory
- access to an external 64 MB static random access memory (SRAM)
- low energy consumption

The Cyclone V is configured through the USB Blaster interface, where a bit stream is loaded to the memory of the board. This bit stream is lost once the energy is off. Alternatively an in-system NOR flash memory can be loaded with this bit stream, which safes it although the power is taken off.

Another way to configure the FPGA is to use the hard processor system (hps). This is done either while the boot process, with "U-Boot" or the "preloader", or after the operating system is fully booted.

While booting the preloader initiates the clock, is responsible for multiplexing pins, configures the main memory and loads the U-Boot. The configuration of the main memory of the hard processor system and the AXI Bridges is crucial, because these have to grant the FPGA access.

The universal boot loader initiates and tests hardware components. Also it downloads and executes application software. This boot-loader is required to initiate the boot process of the UNIX-kernel.

To get access from the FPGA to the main memory of the hps the Avalon-Memory-Mapped-Interface has to be configured. It enables efficient read- and write operations, interrupts, clocks, resets and control progresses. This Avalon-MM-Interface enables address based read- and write procedures in a master/slave connection.

To start a C++ program on the board an operation system for the hps is needed. The used operation system was a small sized portable linux system (KERNEL VERSION???) which was loaded to an sd card.

2.2 The idea and the benefit

The concept of partial reconfiguration is highly desirable for some special purposes. With this feature it would be easier to change partially designs or improve the functionality of an FPGA without interrupting its work progress. Special applications may need to change some logic on an FPGA while another part of it is not allowed to stop. For example it is crucial to establish a reliable flow of data without interrupting it while another part of the FPGA can still change its logic. Therefore this concept is desirable in the field of communication systems. A benefit of this idea is that the number of devices can be scaled down, therefore the power consumption and the cost can be reduced. The tasks two or more FPGAs has handled before can now be handled by one FPGA due to the fact that only a small part of the FPGA is changed while the other part is still running.

The partial reconfiguration concept in this project is initialized by an internal host. The internal host starts the process of reconfiguration. For this the processor on the development kit (hps) programs the desired locig cells of the FPGA while the other part of the logic cells remains. Partial reconfiguration in combination with the fault simulation explained later, give a high speed and efficient way to detect faults in hardware.

2.3 Design flow and implementation

The focus of the partial reconfiguration is rather on logic blocks than DSP, memories, PLL, transceivers and I/O blocks. Functions in the periphery like GPIO or I/O registers can not be partially reconfigured.

For the partial reconfiguration of logic blocks two different regions in the top level design are needed. One static region, which continues its process and one region, which can be dynamically configured. To get an optical feedback of this configuration process, two led pattern are generated. One pattern, in the static region, highlights the leds to check if the FPGA is still running while another led pattern is loaded to the dynamic region which let us check if the other part of the FPGA is reconfigured.

To avoid errors in the in- and output of the gates, a wrapper region is needed. This region is generated to ensure that all personas, e.g. led pattern, have the same connection to the static region. This can be done by creating dummy ports.

For partial reconfiguration all non-global inputs of the pr regions must be freezed. Freezing means in this context to drive a '1' to the inputs, which ensures there is no contention between current values and those after partial reconfiguration. Therefore a freeze region is essential.

In this project a partial reconfiguration with an internal host is realised, which initializes the reconfiguration with a c/c++ program. For this purpose the processor has to communicate with the FPGA and with the memory. The communication between the hard processor system and the FPGA, the main memory and in- and output interfaces is a very important point.

A short description of the projects design flow is listed here:

1. planning the system for partial reconfiguration

- 2. identify which blocks to reconfigure
- 3. code the design in Quartus II
 - develop the personas
 - generate static and pr region
 - generate freeze and wrapper region
- 4. connect components with QSYS
 - assign partitions to logiclock regions
- 5. create necessary files to program FPGA with Quartus II
- 6. program FPGA via USB Blaster

Quartus II creates the logic in VHDL, while QSYS connects different system components which communicate and access each other. This informations are required to generate the "preloader" which coordinates the boot process.

2.4 Problems

Two crucial problems occurred during the work on partial reconfiguration.

- 1. No permission to use partial reconfiguration feature in Quartus Software
 - a new license was inquired
- 2. the FPGA Cyclone V does not support the feature of partial reconfiguration
 - could not be solved because a new FPGA was not affordable

After working 8-10 weeks on this topic the project has to be stopped due to the fact that partial reconfiguration is not supported by FPGA. At this time the status quo was:

- literature survey
- soft- and hardware prerequisites
- project design flow
- creating different revisions for partial reconfiguration in Quartus II
- VHDL design
 - top level
 - wrapper
 - freeze region
 - static region + personas
 - partial reconfiguration region + personas

- assignments with QSYS
 - logic lock region assignments
 - pin assignments
- file creation for programming the fpga (.pmsf, .msf, .sof, .rbf)

There is a slightly different approach to program the FPGA with partial reconfiguration. There a couple of files are needed and loaded to the FPGA. Therefore the files have to be created using the Quartus II software.

2.5 Discussion/Conclusion

Researching this topic is totally worth it. Partial reconfiguration can be used in time critical systems, like communication systems, where an abrupt stop of a data flow is critical. It is a nice way to improve configuration speed, because another part can still run. The field of partial reconfiguration is still a new topic in research and development and yet it is not integrated in industrial products. The main disadvantages are the cost of a special FPGA and special software instead of using an cheaper fully developed ASIC, and a lot more time must be spent on validation.

3 Fault simulation

3.1 Prerequisites

The hardware used in this part of the project was a former dev kit from altera with a fpga Cyclone IV.

In addition to the software mentioned in section 1, there is some special software required for this part of the project:

- C++ compiler e.g. MinGW to compile C++ files to *.exe files
- USB-to-Serial driver to get a connection between dev kit to pc via serial interface RS232

Also a couple of files from a former project of two students were provided. This part of the project is based on the former work and extends it.

3.2 Idea and benefit

The idea of fault simulation is to detect stuck-at faults in an efficient way in hardware. This increase the fault detection speed and therefore much more faults can be detected in shorter time periods. The concept is to compare a test pattern with a original circuit under test with a changed circuit under test. Therefore a special test pattern is loaded to the ram of the FPGA via USB Blaster. The circuit under test is realized by two different circuits. One circuit without fault pattern and one with changed logical cells. The output of both circuits is lead to a logical XOR gate which identifies if an error is detected or not. If the outputs of both circuits distinguishes the XOR gate give a logical one, hence a fault. Otherwise no fault is detected. This output is saved into a FIFO (first in first out) memory and then transmitted to the pc for documentation. For this communication link the usb to serial connection is needed.

The idea of the Maximum fanout free cones (MFFC), adopted from a former project, is to assign as many as possible gates to one logic cell. This would reduce the size used for this circuits. The creation of maximum fanout free cones is an algorithm to minimize the number of gates in one logic cell. This algorithm is implemented by a the former work of two students. The goal is a very fast and efficient way to detect faults.

3.3 Preparation and process to execute the fault simulation

After setting up the software prerequisites you can try to run the project. This list shows the process to execute the fault simulation on the FPGA:

- 1. compile quartus project
 - open 'FaultInjectionTester.gar' with Quartus II
 - compile this project
 - close Quartus II

- 2. create IRA.exe in root folder (make.batch file)
 - open command window and change directory to FaultConfiguration
 - ullet execute: g++ IRA.cpp CGate.cpp CGate.h CComponent.h -o ..IRA.exe
- 3. create FaultInjectionTester.exe in root folder (make.batch file)
 - open command window and change directory to FPGACommunication
 - ullet execute: g++ FaultInjectionTester.cpp PcFPGACommunication.cpp PcFP-GACommunication.h -o .. "FaultInjectionTester.exe"
- 4. Connect board and pc via USB Blaster
- 5. connect board and pc via RS232
- 6. execute IRA.exe [path to quartus], e.g. IRA.exe "C://Program Files//Altera"

If it all worked well, the pc programs and tests the fpga. The communication link is via the RS232 interface, for which the usb to serial driver is necessary. Otherwise following common errors can occur while executing:

- "Can not find quartus cdb"
 - change the HDD constant in FPGACommunication/PcFPGACommunication.cpp and FaultConfiguration/IRA.cpp to the drive where your quartus is installed
- "Inconsistent set or reset compile started variable", cf. [figureXYZ]
 - clear out the "db" and "incremental_db" folder in "FaultInjectionTester_restored" folder
 - recompile Quartus project
 - execute IRA.exe once more

3.4 Implementation and improvement

To enhance the existing project a batch file was created which automates the process of generating the executable files. This makes it easier in a more convenient way to set up the project and make it ready for execution. Another step in the working progress was to change absolute paths to relative paths, so it can be used by everyone without checking the cpp program files. Then an error was detected in the design flow which leads to false results. This error cost very much time to find and it must be figured on finding other errors in the design flow. This shows that the previous work was not final and that there could be more errors. A bunch of weeks was invested on debugging and struggling with several software installation problems to run the projects files on the FPGA.

3.5 Problems and troubleshooting

Debugging and troubleshooting several errors became the main part of this project. Here are the problems mentioned which occurred during the project.

- 1. driver installation of USB Blaster II
- 2. driver installation of FTDI Chip for USB-Serial converter
- 3. error in the design flow
- 4. errors while execution
 - "inconsistant set or reset of compile started variable" [- troubleshooting takes a long time. This is not reported in altera forum nor the handbook.]
 - "quartus pgm could not be found" [insert SCREENSHOT]
- 1. driver installation of USB Blaster II

Also it seems to be intuitive to install a USB driver, it was quite difficult to install in Win 8.1 x64 pro. Although it is an official driver from Altera Windows 8.1 x64 pro does not support this driver because it has no driver signature which is required. First of all the following problem was encountered: The solution to this problem




Figure 1: failed installation of usb blaster driver

was found on: http://altera-guide.blogspot.de/2012/11/many-collage-students-find-ourselves.htmlcomment-form After installing the driver, another problem was

detected while starting the driver: The attempt to install windows standard driver results in the following error: Also there were this error:

- 1. driver installation of FTDI chip
- 1. error in the design flow

No compilation after changing LUTs of circuit under test.

1. error while execution - inconsistent set...

3.6 Discussion and future work

A lot of problems occurred during this work. These problems prevented that vhdl could be learned, which was the intend to do a project at the chair of computer architecture. The second project was nearly only a project in the programming language of C++ and no more hardware programming. The workstation for this project was my desktop pc and not my laptop, so this makes it difficult to share the problem among the other guys. The best way to enhance this project were to redo the whole project. The idea was to set up a whole new project which runs fine on my machine but then it would run fine on my work station but not in common. So there would be a good improvement, to set up a virtual machine with software which runs independent of the users operating system. There would be only one supported software version of Quartus II and QSYS, the driver could be set up once. This setup would have taken too much time in the workload of this project. This took a very long time, because it is so complicated and not documented and not trivial. Also there was a huge error in the design flow, which took very long to detect. Than there was the problems discussed earlier. Debugging and troubleshooting become the main part of the project.

The improvements and changes which were made:

- changed absolute paths to relative paths
- code debugging
- error in design flow detected: re-compilation after changing the LUTs is missing
- create a batch file to automate process

Further improvements for future work is to setup the program on a virtual machine to become independent of operating system and thus driver installation. Also a version control for this program would be great for future works and a nice structure of the project. In this project is no structure and it makes it very difficult to understand whats going on.

This leads to the idea of redoing the whole project and setting it up to an independent machine like a virtual machine with a version control of the project. This would ensure that everybody can use it without special requirements. A version control would be a good start to get a nice structure of the project workspace.

Installation Guide for Windows 8, and 8.1 (Windows 10 should be similar)

Many college students find ourselves using the Altera DE2 board in our circuit design classes. Installing Quartus is an easy and pretty simple task; however, installing the USB Blaster drivers for the DE2 is a huge pain.

Recently I moved to Windows 8 and was presented with the task of re-installing all of my programs and with that trying to get the USB Blaster to work. Doing so on Windows 7 is quite simple but with the new Driver Signature Enforcement in Windows 8 the drivers that Altera provides refuse to install properly. As a result I searched around and found a solution on Altera's forum:

http://alteraforums.net/forum/showthread.php?p=157605

Looking at the final post in the thread by Blackwater we are presented with a quick and dirty solution that doesn't require you to install any additional software.

Here are the steps:

- 1. Windows Key + R.
- 2. Enter shutdown.exe /r /o /f /t 00
- 3. Click the "OK" button
- 4. System will restart to a "Choose an option" screen
- 5. Select "Troubleshoot" from "Choose an option" screen
- 6. Select "Advanced options" from "Troubleshoot" screen
- 7. Select "Windows Startup Settings" from "Advanced options" screen
- 8. Click "Restart" button
- 9. System will restart to "Advanced Boot Options" screen
- 10. Select "Disable Driver Signature Enforcement"
- 11. Once the system starts, install the "USB Blaster" driver as you would on Windows 7

Here is a link to the 32bit and 64bit drivers

https://www.dropbox.com/sh/oh8siwfct6c4ruy/6gg83GH5Ax

To install these:

- 1. Open device manager
- 2. Find USB Blaster
- 3. Right Click and select "Update Driver Software"
- 4. In the popup window select "Browse my computer for driver software"
- Browse and find the location of the files that you downloaded earlier selecting "x64" or "x86" depending on your system.
- 6. Go next and install. If you get a popup saying that the driver is unsigned just ignore it and click continue.
- 7. Hopefully it works out and now you are ready to use your DE2 with your Windows 8 system

Figure 2: steps to install the usb driver



Figure 3: AlteraUSBBlaster problem



Figure 4: AlteraUSBBlaster install not successfull




Figure 5: USB Serial Converterter could not be installed



Figure 6: FTDI chip problem

```
Ereignis 20001, UserPnp

Allgemein Details

Der Prozess zum Installieren von Treiber ftdibus.inf_amd64_ee9d4ffdef9a04f9\ftdibus.inf für Geräteinstanz-ID USB\VID_0403&PID_6001\FTBUSTLW wurde mit folgendem Status beendet: 0x0.
```

Figure 7: Driver install not successful

```
Internal Error: Sub-system: ADB, File: /quartus/ace/adb/adb_command_stack.cpp, Line: 1194
Error: Inconsistant set or reset of compile started variable
Stack Trace:

0x8c214: ADB_CMD_TRACKER_LIST::peek_front + 0x75d4 (ace_adb)
0x9f55e: ADB_COMMAND_MANAGER::write_to_disk + 0x7e (ace_adb)
0x16aba: ADB_CDB_INTERFACE_BODY_IMPL::dre_netlist_prepare + 0x76a (ace_adb)
0x11b1d: ADB_CDB_INTERFACE_BODY_IMPL::dre_netlist_prepare + 0x76a (ace_adb)
0x67d00: ADB_AGF::get_acf_type + 0x6204 (ace_adb)
0x14410: TcIInoukeStringCommand + 0xf0 (tc186)
0x16410: TcIInoukeStringCommand + 0xf0 (tc186)
0x17a65: TcIEvalEx + 0xa65 (tc186)
0x17a65: TcIEvalEx + 0x65 (tc186)
0x13982: qexe_evaluate_tcl_command + 0x582 (comp_qexe)
0x12aff: qexe_process_cmdline_arguments + 0x2606 (comp_qexe)
0x12aff: qexe_process_cmdline_arguments + 0x2606 (comp_qexe)
0x1601: qexe_standard_main + 0x11 (comp_qexe)
0x1e502: qatm_dbm_unregister_tcl + 0x14a52 (quartus_cdb)
0xcbe8: msg_initialize_out_of_memory_handler + 0x378 (CCL_MSG)
0x400: msg_set_stack_size + 0x7c (CCL_MSG)
0x4479e: qatm_dbm_unregister_tcl + 0x36c (ccl_men)
0x631: msg_exe_main + 0xa1 (CCL_MSG)
0x4479e: qatm_dbm_unregister_tcl + 0x36c (ccl_men)
0x631: msg_exe_main + 0xa1 (CCL_MSG)
0x1341: BaseThreadIniThunk + 0x21 (KERNEL32)
0x15463: RtIUserThreadStart + 0x33 (ntd11)
```

Figure 8: inconsistent set