

Master Thesis

**Evaluation, design and realisation of a
Riemann Pump for the frequency
range of 0..6 GHz for 5G mobile
communication**

Markus Weiß

Degree Programme: Embedded Systems Engineering

Matriculation Number: 3728492

Supervisor: Prof. Dr. Oliver Ambacher
PD Dr. techn. Rüdiger Quay

Period: 01.11.2015 – 30.04.2016

Freiburg, 30.04.2016

Declaration

I hereby declare that this thesis is my own work and effort and that all sources cited or quoted are indicated and acknowledged by means of a comprehensive list of references.

Freiburg, 30.04.2016

Markus Weiß

Abstract

Agenda

1. literature survey
2. adaption of push-pull concept from Maksimovic (Talk at Fraunhofer IAF 06/2015)
3. GaN25 GaN (gallium nitride) parameter simulation [S-parameter, ON/OFF switching voltage]
4. determine load impedance [input of PPA - GaN25 HEMT (high electron mobility transistor)]
5. determine dimension of transistors
6. tuning schematic parameter for optimal simulation (special freq?)
7. enhancement/extension of 1-bit push-pull to 3-bit push-pull stage
8. digital input control voltage
9. determine eight slopes of the current sources in schematic 3-bit resolution
10. Riemanncode generation with MatLab; minimizing error
11. control schematic with theoretical input [Riemanncode]

Problems

1. frequency dependent load impedance
2. absence of p-type transistor makes it hard to efficiently switch the high side transistor in the Gbps range
3. the heat spreading on the chip and substrate is critical
4. energy consumption may be very high (mainly switching losses)
5. the absence of accurate current sources makes it very hard to get a defined slope for the switching transistors.
6. theoretical slope generation very inaccurate
7. theoretical slope generation via shorted load ($R = 1 \Omega$)
8. \rightarrow *slopes ambiguous?*

9. → *riemanncode generation not possible?*

questions

1. mmW band much higher BW, Datarate, Spectrum - why use the old fashioned frequency bands from DC to 6GHz instead of using a couple of GHz?
 - Signal generation is done for the bandwidth of 0..6 GHz, after that it could be mixed up to higher frequency bands like 47 GHz to 53 GHz
2. trade off between BW and losses
 - higher bandwidth means higher switching speed means higher losses due to the fact that the losses increase linear with the switching speed
 - higher frequencies means higher attenuation (e.g. weather condition, like rain)

Contents

1	Preface-Introduction-Motivation	1
2	State of the art, Research and Development of 5G mobile communication	3
3	Fundamentals-Theory for this approach to reach 5G	5
3.1	Concept of Software-defined radio	5
3.2	Idea of the Riemann Pump	5
4	Riemann Pump Circuit design - Implementation of the Riemann Pump approach	9
4.1	Implementation of the Riemann Pump	9
4.2	Calculation of the load impedance	9
4.3	Dimension of the used components	11
4.4	challenges to review - problems	12
5	Simulation results for generating arbitrary waveform signals	13
5.1	Time signal simulation with optimized/idealized components	14
5.1.1	sine wave	14
5.1.2	half sine	15
5.1.3	triangular	16
5.2	Time signal simulation with component dimension like demonstrator . . .	17
5.2.1	differences of three signals which can be compared to measurements	18
5.3	Stability analysis	18
5.4	Energy consumption analysis	18
6	Realization of a Riemann Pump circuit	19
7	Measurement of designed layout	21
7.1	Measurement setup	21
7.2	Measurement results	21
7.2.1	comparison of simulation versus measurement	21
7.2.2	limitations and problems with measurement	21

8 Conclusion-Outlook-Evaluation	23
Bibliography	25
Bibliography	25

1 Preface-Introduction-Motivation

Description of the thesis task.

Mobile communication became a major part of our daily life. With the release of the fourth mobile communication standard LTE (Long-Term Evolution), over seventy 70 'Kraftwerke' (-> EPCOS Ordner gucken !! WICHTIG) In our every day life applications such as Instagramm, Whatsapp, facebook and Snapchat are dealing with very high data transfer rates. The industry also handles a very big amount of data. Real time trading at a stock exchange market is crucial, so the industry tries to reach this with the help of RF mobile communication. The data rate is increasing exponentially up to the year 2020. Todays hardware architectures can not handle this amount of data. In the next generation, the fifth, of mobile communication different concepts are needed to deal with this high data rate. In the next generation new hardware architecture are needed. This new concepts are based on the idea of a full software radio. The concept is basically to bring the digital domain as close as possible to the RF Front-End. Therefore the filter, mixer and computation would be much faster, more accurate and less complex.

In Chapter two some fundamentals are explain to get a better understanding of the work. Chapter three explains the design workflow to get to an working principle and a schematic. Chapter four evaluates the principle and after a successful simulation the layout is done in chapter five. after designing and layouting the schematic lastly the measurements are taken. in the end the results are discussed.

5G will be the gamechanger for autonomous driving. low latency (nearly realtime) and super high speed networks. Ten years ago the most shared thing was text, then it becomes pictures and nowadays it is video. But this is not the end of the line, the next step would be a 360 degree angle camera, 3 dimensional, high resolution live stream a la virtual reality. This would mean the next mobile communication standard, 5G, is an enhancement for high data rate and bandwidth and of course the low latency, near to real time transmission. Another topic will be the voice controlled everything, keyword IoT. The smartphone will be overcome with another gadget, most likely voice controlled. This voice control creates a lot more data than tipping it into the keyboard of a smartphone. 5G also means to connect the world, so Mark Zuckerberg. The next standard should be more efficient, cheaper and therefore it should be affordable for every country. Also it could be possible to cover those countries via satellite. sciencetogo Ambacher Sendeleistung der Basisstation betraegt

20W. Elektronische Komponenten brauchen aber mehrere tausend Watt (kW) um die Informationen an den Empfaenger zu senden. PA am wichtigsten, hohe leistung, geringe Leistungsaufnahme, hohe frequenz. mehr als 70.000 Basisstationen deutschlandweit, Energieverbrauch/Jahr: 2 Mrd kWh entspricht der jaehrlich eingespeisten Energie eines kleinen Kohlekraftwerks. Energiebedarf weltweit werden etwa 70 Kernkraftwerke noetig. Mobilfunknutzer steigt: 2020 4.6 Mrd Nutzer, 2020 1800 Billionen Bytes, technisch energieeffiziente loesungen noetig ohne umwelt zu belasten. 5G bis 2020. 1 Mrd bit/s 10mal soviel wie LTE. Extrem schnelle und energieeffiziente power amplifier. Avlanche breakdown! UMTS Basisstation: 20km, LTE mehr Daten weniger Reichweite, hoehere Frequenz: 5km, Reichweite muss in der naechsten Generation auch erhalten bleiben, also viel Leistung auf noch hoeheren Frequenzen. Silizium schafft die Leistung nicht, das Silizium wuerde viel zu heiss, deswegen III-V Verbindungshalbleiter. 3000 Watt Energieaufnahme um mit fuenf antennen jeweils 20 Watt im Umkreis von 20km fuer 600 Telefonate gleichzeitig zu verteilen. Filme, Musik, Stream -> Datenrate und zwar 10 bis 100-fach hoehere Datenrate als LTE. 100 Milliarden Geraete sollen gleichzeitig ansprechbar sein WELTWEIT (Computer,PDA, Auto, Smartphone etc.). Latenzzeiten von unter 1 ms!! Fast Echtzeit, Maschinenkommunikation !! Maschinen sind sehr empfindlich und muessen zu jedem Zeitpunkt wissen wo sie stehen. Energieverbrauch soll um ein tausendstel pro bit gesenkt werden. (insgesamt soll der stromverbrauch um 90 prozent verringert werden) GaAs wird vollstaendig verschwinden, sowohl mobil als auch basisstationen werden auf GaN umruesten muessen. Neue Geraete werden notwendig, 5G wird nicht kompatibel sein mit den alten Standards.

2 State of the art, Research and Development of 5G mobile communication

Research and development of the next generation of mobile communication. Mobile Congress 2016 in Barcelona, Huawei & Telekom present a first data link in 73 GHz with a few Gbps.

First attempts on a digital to analog converter for the frequency range based on the concept of a charge pump, were designed by french people Veyrac et. al

Mark Zuckerberg hold a speech about fifth generation of mobile communication. The goal is to provide and deliver internet to everyone in every country.

3 Fundamentals-Theory for this approach to reach 5G

In the following some fundamentals are described shortly.

3.1 Concept of Software-defined radio

The concept of software-defined radio is adapted to deal with the old problems of mobile communication. The idea is to bring the digital domain as close as possible to the RF front end. The reason is digital filtering, data processing is more efficient, easier, less complex, has less cost, and so on. The main problem of this approach is the energy consumption based on an inefficient ADC/DAC. However the concept is very helpful for future designs of a digital front end. The Software-defined radio has the advantage, that it is adaptive for future software changes. The hardware is still the same, only the firmware has to be upgraded. A broad spectrum of signal can be received with this architecture. From nearly DC to 2 GHz. For future mobile communication standards, the frequency range has to deal with frequencies beyond 2 GHz up to 6 GHz. Nowadays IEEE802.11ac standard is located at 5GHz. Based on this concept a digital-analog converter is designed to deal with a higher bandwidth than other devices nowadays. The DAC is used in the transmission path of the design.

3.2 Idea of the Riemann Pump

The Riemann Pump, named after the mathematician Riemann, who founded the Riemann Integral, is a special charge pump. A charge pump as the name suggests pumps electrons into a capacitive load. Across the load capacitance a voltage is created. By adjusting the switches for up or down the voltage can be adjusted, as seen in Fig. 3.1.

$$V_{out} = \frac{1}{C_{out}} \int_0^T i_{out}(t) dt, \quad T = \frac{2 * OSR}{f_{sample}} \quad (3.1)$$

The Riemann Pump is a digital-to-analog converter based on the concept of a charge pump. A few charge pumps with different sized sources in parallel shows the concept of this fast digital to analog converter. With the ability to control the switches really fast, because of




Fig. 3.1: scheme of a charge pump; works like a Riemann Pump with one-bit resolution

the use of GaN25 technology, which have a high transition frequency, a high bandwidth is reached.




Fig. 3.2: Concept of the Riemann Pump with three-bit resolution

The working principle is to integrate a current into a capacitive load, this integration is based on Riemann Integral, where the name come from. This integration converts the current into a voltage. This output voltage can be applied to the input of a power amp and then to the antenna to propagate it. The current, which charges the capacitive input impedance of the power amp, is controlled by a digital code. A fixed set of slopes, represents the different current sources. A desired signal in the time-domain is generated with MatLab. This signal can consist of many different signals (different carriers and

modulation types). This signal is sampled with the given set of slopes. The minimization of the error leads to the Riemann Code. With this Riemann Code (digital) the driver circuit is controlled. This leads to an analog signal formed by the digital input signal.




Fig. 3.3: slopes and corresponding code of the synthesized signal

With this information a high speed digital to analog converter is created. In the following the Riemann Integral is shown.




Fig. 3.4: Integral of the current which pumps charges on to the cap.

This integral with its slopes as cited in 3.3 generates the riemann code which controls the switches of the circuit. This is done by minimizing the error between the theoretical, desired signal and its synthesized one as shown in Fig. 3.5 The signal to noise ratio is




Fig. 3.5: Code generation - error minimizing

calculated in equation 3.2. Quantization noise model reference: analog device

$$\text{SNR [dB]} = 6.02N + 9.03r - 7.78 + 10 \log_{10} \left(1 - \frac{1}{2}^{N-1} + \frac{1}{2}^{2N} \right) \quad (3.2)$$

4 Riemann Pump Circuit design - Implementation of the Riemann Pump approach

A digitally controlled charge pump with eight different slopes is created, called Riemann Pump. To show that this pump is able to convert a digital signal into an analog one an example code is generated. As a MATLAB algorithm do not exists, which computes the Riemann Code, it is done by hand. In fact of the high energy consumption, the realized DAC is designed for the integration in a base station. Because it converts a digital bit sequence into an analog rf signal it is implemented in the transmitting path. Based on the idea of a push-pull stage the load impedance of the charge pump is designed first.

4.1 Implementation of the Riemann Pump

The concept of the Riemann Pump as seen in Fig. 3.2 is realised with the design tool ADS. The first approach of designing a Riemann Pump was with a concept of a Push-Pull stage. This push-pull stage should charge a capacitive load at the output, which is the same as a normal charge pump. Push-pull stages complementary switch a high- and lowside transistor as in a charge pump. This was one possible approach. Concept of Maksimovic.

4.2 Calculation of the load impedance

Max Gain with output amp - to tune the quiescent point, get the right impdenace

Based on the idea to design a DAC for the transmitting path of a base station, a pre-power amplifier is taken to calculate the load impedance. The first assumption is that the load is a pre-power amplifier which generate a power of 20 W. To generate this power, the gate periphery of a GaN25 HEMT has to be 4 mm based on the approximation(- official reference???) $5 \frac{\text{W}}{\text{mm}}$. To get this gate periphery four transistor in parallel each with 8 finger and 125 μm are designed for the power amplifier. The bias point is determined with the MAG. Therefore the following load impedance could be determined.

$$Z = R - jX_c \quad (4.1)$$




Fig. 4.1: Schematic of a driver circuit with push-pull stage representing one bit of the DAC called Riemann Pump

In the smith chart Fig. 4.2 it is shown that the input impedance of the load is capacitive. The real part of the impedance is roughly $R = 1.89 \Omega$, while the imaginary part is capacitive. An important point is the input capacitance is increasing with frequency. While it is normal that the imaginary part of the impedance is increasing with frequency, the input capacitance is not.

The input capacitance is calculated through the impedance with:

$$\text{imag}[Z_{in}] = X_c \quad (4.2)$$

$$\text{imag}[Z_{in}] = \frac{1}{\omega C} \quad (4.3)$$

$$\text{imag}[Z_{in}] = \frac{1}{2\pi f C} \quad (4.4)$$

$$C = \frac{1}{2\pi f \text{imag}[Z_{in}]} \quad (4.5)$$




Fig. 4.2: smith chart representing the load impedance

4.3 Dimension of the used components

The transistor dimension were... Different for driver circuit and power circuit... resistor to reduce the energy consumption, for higher efficiency.

The approach of the push-pull stage Maksimovic, Maroldt.

Approach of theoretical and synthesized signal -> MatLab generation of Riemanncode, SNR.

Stability, driver concept, energy consumption, frequency bandwidth, gain Schematic design in Advanced Design System 2014. concept, ideas... **length of the bonds, number of bonds, thickness of bonds ask Dirk Meder. A lot of vias - more inductance - voltage drop between layers. short as possible lines, no rechtecke - para caps in the edge. first filter cap to supply pin near the chip. number and cap size determined on experience.**

Control voltage of 5 V realization with OPAMPS? Possible to overdrive opamps instead of using broadband ppa.




Fig. 4.3: frequency dependent input capacitance of the load

4.4 challenges to review - problems

Same realisation problems, difficulties: Problem of BANDWIDTH, V_{pp} of control signal (5V pp for GaN transistors), high side driver, no complementary transistors available in III-V technology, low loss driver, high speed driver, digital control driver, too high energy consumption (stability???)

5 Simulation results for generating arbitrary waveform signals

The DAC (digital-to-analog converter) created in the previous chapter should be able to create various arbitrary waveform signals. To validate the used approach a harmonic balance simulation is used with the design tool ADS (Advanced Design System). With this simulation it is possible to plot the voltage amplitude across the load impedance in the time domain. The harmonic balance simulation has the advantage that the whole system is modelled in a steady state mode, so no transient processes effect the simulation. It is important to note that the whole simulations are done under ideal conditions, hence no capacitances nor inductances of the conductors are considered. This is due to the fact, that the exact calculation of the bonds etc. is beyond the scope of this thesis. The transistor model HEMT (IAF GE MSL A204/IAF GaN25 HEMT CS LS SHfull) used in ADS were modelled at the IAF. Some signals are stated exemplary in the following.

All the simulation results have the same OSR (oversampling ratio) in common. The OSR is four and hence, due to the Nyquist-Shannon theorem, the sampling frequency is eight times the signal frequency. This in mind, tuning the sampling frequency will result in tuning the signal frequency. **bandwidth limitation** *The lower bound is determined by the sampling time (inverse of the sampling frequency) and the smallest current achieved with the dimensioned transistors. The smallest achievable current times the smallest sampling time (highest sampling frequency) determine the smallest absolute slope achievable.*

Is every signal possible to create?→ a rect signal has too steep flanks to create. The signal bandwidth ranges from DC to 6 GHz but what is the amplitude range? Is there a limitation regarding the amplitude?

The smallest current is determined by the dimension of the transistor, which drives into saturation. The smallest saturated current is determined by the push-pull transistor geometry, here: 532 mA.

5.1 Time signal simulation with optimized/idealized components

The signals described in this section were generated with the DAC design in the previous chapter and its resolution of 3-bit. The component dimensions are optimized with respect to the output signal.

5.1.1 sine wave

To generate a signal with the DAC of course a digital bitsequence is needed. This bitsequence, named *riemanncode*, controls the switches of the corresponding *riemannpump*. In fact that no MATLAB algorithm exists which computes the *riemanncode* by minimizing the error of the two signals this is done by hand. In fig. 5.1 a sine wave is approximated with the help of eight different slopes as mentioned earlier. With this slopes the *riemanncode* was generated. The sequence of slopes is the following: +7 +3 -3 -7 -7 -3 +3 +7.

A theoretical created sine wave is compared to the synthesized sine wave with the *riemann pump* simulation. As seen in Figure 5.4 the synthesized signal is very close to the theoretical optimal. The deviation is very small hence the signal to noise ratio is very low. As in equation 3.2 stated the snr is calculated.

The corresponding *riemanncode* of fig 5.1 to control the switches is: 000 010 101 111 111 101 010 000.

With this *riemanncode* a few more signals with different frequencies are simulated.

In fig. 5.3 the following signal is generated:

$$v(t) = \hat{v} \cdot \sin(2\pi f \cdot t + \phi) \quad (5.1)$$

with this parameter: $\hat{v} = 7.5 \text{ V}$, $f = 1 \text{ GHz}$, $\phi = \pi/4$

Figure 5.6 shows a sine wave with a frequency of 1 GHz synthesized with the DAC. The control frequency is eight times the signal bandwidth.

This signal is generated with the *riemann* code. This *riemann* code was obtained by hand with optical estimation with the slopes obtained from the table.

5.1.2 half sine

Based on the same optical approximation of the signal in Fig. 5.1 the *riemanncode* for the half sine is generated. The *Riemanncode* for the half sine is: 000 010 101 111 000 010 101




Fig. 5.1: Riemanncode generation for a sine wave by hand




Fig. 5.2: Signals based on the riemann code in fig 5.1

111

5.1.3 triangular

This is a triangular wave.




Fig. 5.3: Synthesized sine wave with the theoretical sine wave




Fig. 5.4: Comparison between a theoretical and a synthesized sine wave with their spectrum




Fig. 5.5: amplitude of a synthesized sine wave with signal frequency of 500 MHz, $f_{\text{sampling}} = 4 \text{ GHz}$ in the time domain




Fig. 5.6: amplitude of a synthesized sine wave with signal frequency of 1 GHz, $f_{\text{sampling}} = 8 \text{ GHz}$ in the time domain

5.2 Time signal simulation with component dimension like demonstrator

This two bit resolution simulation is done to compare the demonstrators measurements with the simulation. **two-bit resolution, osr = 4, keep it small and simple, frequency higher, demonstrator, assembly, less complex** The three bit resolution DAC was too




Fig. 5.7: amplitude of a synthesized sine wave with signal frequency of 2 GHz, $f_{\text{sampling}} = 16 \text{ GHz}$ in the time domain

complex to realize in a first approach on a hybrid substrate

5.2.1 differences of three signals which can be compared to measurements

Here to present the two bit resolution sine wave, half sine wave and triangular

5.3 Stability analysis

Stability simulation is done to check whether or not oscillation occurs. A stability analysis is done within the ADS tool. This should state that the corresponding circuit do not oscillate at specific frequencies or frequency ranges.

5.4 Energy consumption analysis

switch voltage for on off state switch time, static losses and dynamic losses. The energy consumption is analysed with the circuit created by me in ADS. For the chips used for the demonstrator refer to the work of Stephan Maroldt who states, that the power consumption is: divided into static and dynamic ones. The switching losses are greater than the static ones.

6 Realization of a Riemann Pump circuit

Design of the rogers 4003P substrate. Filter network, chip placement, bond, input output connectors everything. Difficult to layout the PCB, because no special frequency is desired. It is a whole bandwidth and thus it makes it difficult to tune the board. So many factors come into account. Bypass, decoupling capacitors for a great bandwidth instead of a special frequency.

- bypass cap dimension
 - large package - more inductance - lower freq
 - higher ESR - bad quality factor - flatten mag of imp vs. freq - broadband good
 - temp range, voltage range, tolerance,
 - dimension: cargo cult principle - rule of thumbs
- DC blocking, filter caps (not used)
- bias tees to add bias
- no dc input line because of the bias tee
- metal pad size of chip
- thermal conduction, dissipate the heat
- line distance
- line width, copper height, substrate height, determine the impedance of the msl
- no qfn package because the heat would not be dissipated
- input line - 50 ohm lines
- mmic caps near to the supply pin
- equal distance of bonds
- bond diameter?
- via holes for thermal conduction
- backside of chips are metallized
- equal length of input lines
- 50 ohm output line
- metal pad size of chip vs. distance to another pad with vias
- coupling could be a problem

- sma connector to attach measurement devices
- DC power supply with -5V means that ground is 5V
- two different layouts
 - chip with gnd vias on island and nearby copper plate with thermal vias to cool down the ambient temp of the MMIC
 - chip without gnd via, direct soldered on the copper with thermal vias

Design is ordered 22nd of Feb at contag.de in Berlin. Also Digikey parts were ordered the week before, 15-19.02 in the Netherlands. A Saageauftrag were ordered at Axel Tessmann and M. Zink, Riessle.

7 Measurement of designed layout

7.1 Measurement setup

This section will describe the measurements. First of all an overview of the setup is given. Then the calibration and measurement is described and last but not least the results are discussed. The test setup is resort by an former work. Input control and output measurement are key factors. The input is controlled by an AWG from Keysight, programmed with a determined data set of bits. Based on the work of Stephan Maroldt, some MMICs were taken to to realise the desired schematic.

- Keysight AWG - (1V := 0dB; 0.7V := -3dB)
- Broadband (35kHz-40GHz) amplifier (17dB gain) (digital signal with clk 1GHz, 10 harmonics -> 10GHz)
- Bias Tees (DC bias)
- DC supply (driver network, power transistor)
- DUT
- LOAD - OUTPUT ???

Output measurement maybe with anteverta active load pull system. Another option would be to scope a real time output on-wafer with an oscilloscope.

7.2 Measurement results

7.2.1 comparison of simulation versus measurement

how to measure at the output of the schematic? is the measurement result as expected from the simulation?

7.2.2 limitations and prolems with measurement

8 Conclusion-Outlook-Evaluation

Problems, enhancement of the work, improvements, new design.

Bibliography

- [1] Devrac, “Gan riemann pump,” *IEE Journal on Computers and Digital Techniques*, 2014.
- [2] R. Devrac, “Gan riemann pump,” *EuMW*, 2015.

