

# Lab8--Design and Utilization of Full Adder

姓名: 潘子曰 学号: 3180105354 专业: 计算机科学与技术  
课程名称: 逻辑与计算机设计基础实验 同组学生姓名: 张佳文  
试验时间: 2019-11-14 实验地点: 紫金港东4-509 指导老师: 洪奇军

## 1. Objectives & Requirements

1. Master the principle and logic functionality of **1-bit full adder**.
2. Understand the principle and **carry delay** of **ripple carry adder**.
3. Master the principle of **carry look-ahead adder**.
4. Master the principle of **adder-subtractor**.
5. Master the design method of **ALU redundancy design**.
6. Know the basic data I/O interaction method on FPGA development platform.

## 2. Contents & Principles

### 2.1 Tasks


1. Design and realize **1-bit full adder** and do simulation verification.
2. Design 4-bit **ripple carry adder**.
3. Design **4-bit carry look-ahead module** (with **combinational group propagate module**) and do simulation test.
4. Design 32-bit **hybrid carry adder** and do simulation and physical verification.
5. Design **ALU module** by redundancy design and do physical verification.

### 2.2 Principles

#### Full Adder


An adder is a digital circuit that performs addition of numbers. In many computers and other kinds of processors adders are used in the ALU.

Inputs			Outputs	
A	B	C <sub>in</sub>	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




## Design of Multibit Ripple Carry Adder

A ripple carry adder is a logic circuit in which the carry-out of each full adder is the carry in of the succeeding next most significant full adder.



## 32-bit Full Adder

We implement this module by invoking the previously invoked modules: 1-bit full adders and then 8-bit ripple carry adders.




## Multibit Ripple Carry Adder-Subtractor

The Adder-Subtractor performs


- addition when  $D = 0$ , or
- subtraction when  $D = 1$ .

This works because when  $D = 1$  the  $A$  input to the adder is really  $\bar{A}$  and the carry in is 1. Adding  $B$  to  $\bar{A}$  and 1 yields the desired subtraction of  $B - A$ .



### Carry Look-ahead Adder

The carry-lookahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger-value bits of the adder.



## 3. Major Experiment Instruments


Equipment
Computer (Intel Core i7-9750H, 16GB memory)
Sword circuit design box
Xilinx ISE 14.7

## 4. Experiment Procedure

### Task1: Exp081-ADC32

#### Implementation on 1-bit Adder

Use schematic to implement (**add.sch**). Draw the schematic as follows:



#### Simulation on 1-bit Adder

Using the following code to do simulation verification:

```
1  `timescale 1ns / 1ps
2  module add_add_sch_tb();
3
4      // Inputs
5      reg ai;
6      reg bi;
7      reg ci;
8
9      // Output
10     wire Pi;
11     wire Gi;
12     wire co;
13     wire si;
14
15     // Instantiate the UUT
16     add UUT (
17         .ai(ai),
18         .bi(bi),
19         .Pi(Pi),
20         .ci(ci),
21         .Gi(Gi),
22         .co(co),
23         .si(si)
24     );
25
26     // Initialize Inputs
27     integer i = 0;
28     initial begin
29         ai = 0;
30         bi = 0;
31         ci = 0;
32     end
```


```

33     for(i=0;i<=7;i=i+1)
34     begin
35         #50;
36         {ci,ai,bi} = i+1;
37     end
38 end
39
40 endmodule

```


## Implement 4-bit Carry Look-ahead Module

Create a new source file **CLA.sch** and draw following schematic:



**Expand to 4-bit Carry Look-ahead Adder**

New source file **add4b.sch**. Draw the schematic as follows:



## Simulation on 4-bit Carry Look-ahead Adder

Using the following code to perform the simulation verification:

```

1  `timescale 1ns / 1ps
2  module add4b_add4b_sch_tb();
3
4  // Inputs
5  reg [3:0] ai;
6  reg [3:0] bi;
7  reg c0;
8
9  // Output
10 wire GG;
11 wire GP;
12 wire [3:0] s;
13
14 // Bidirs
15
16 // Instantiate the UUT
17 add4b UUT2 (
18     .ai(ai),
19     .bi(bi),
20     .C0(c0),
21     .GG(GG),
22     .GP(GP),
23     .s(s)

```


```

24 );
25 // Initialize Inputs
26
27 integer i = 0, j=0;
28 initial begin
29     ai = 0;
30     bi = 0;
31     c0 = 0;
32
33     for(i=0;i<=15;i=i+1)
34     begin
35         #50;
36         ai = i+1;
37         for(j=0;j<=15;j=j+1) begin
38             #50;
39             bi = j+1;
40         end
41     end
42 end
43
44 endmodule

```

## Implement 32-bit Full Adder

Create a new schematic **ADC32.sch**:





## Partial Simulation on 32-bit Full Adder


It's basically impossible to traverse all the input into the 32-bit full adder. Otherwise it will be a huge amount of data to be deal with. Therefore, I use only one group of data for simplicity.

```
1  `timescale 1ns / 1ps
2  module ADC32_ADC32_sch_tb();
3  // Inputs
4  reg [31:0] a;
5  reg [31:0] b;
6  reg c0;
7
8  // Output
9  wire Co;
10 wire [31:0] s;
11
12 // Bidirs
13
14 // Instantiate the UUT
15     ADC32 UU3 (
16         .a(a),
17         .b(b),
18         .c0(c0),
19         .s(s),
20         .Co(Co)
21     );
22 // Initialize Inputs
23
24     initial begin
25         a = 32'hAAAA;
26         b = 32'h5555;
27         c0 = 0;
28         #50;
29         a = 32'hFFFF;
30         b = 32'h0000;
31         c0 = 0;
32         #50;
33     end
34
35 endmodule
```

## Physical Test

Using the **Framework\_I/O** design implemented in lab07.

- SW[7:5]=000 is the first operand.
- SW[7:5]=001 is the second operand.
- SW[7:5]=100 displays the result.
- SW[15] controls the way of inputting.
- SW[0] controls graphic or digital display.



## Task2: Exp082-ALU

During this task we are going to implement the while ALU(AND, Add, Subtract, Or and Compare).

For simplicity, we implement ALU by verilog code:

```

1  `timescale 1ns / 1ps
2  module ALU(
3      input [31:0] A,
4      input [31:0] B,
5      input [2:0] ALU_Ctr,
6      output [31:0] res,
7      output Co,
8      output zero,
9      output overflow
10 );
11
12     wire [31:0] Sum, Bo, And, Or, Slt;
13     wire sub = ALU_Ctr[2];

```

```


14     assign Bo = B ^ {32{sub}};
15
16     ADC32 ADD_32(                                //Adder-Subtractor
17         .a(A),
18         .b(Bo),
19         .C0(sub),
20         .s(Sum),
21         .Co(Co)
22     );
23
24     assign And = A & B;                          //And
25     assign Or = A | B;                          //Or
26     assign Slt = A < B? 1:0;                    //Compare
27
28     MUX8T1_32 MUX1(                               //Mux
29         .I0(And),
30         .I1(Or),
31         .I2(Sum),
32         .I3(32'hA5A5A5A5),
33         .I4(32'hA5A5A5A5),
34         .I5(32'h5A5A5A5A),
35         .I6(Sum),
36         .I7(Slt),
37         .S(ALU_Ctr),
38         .o(res)
39     );
40
41 endmodule

```

## Physical Test

We put this module in I/O framework.






## Task2: Exp082-ALU

First set **SW[0] to 1** to display digits and **SW[15] to 1** to change to the way of inputting. Then I input 00000001 to the first operand whose **control mode is SW[7:5]=000**, and also 10000000 to the second operand whose **control mode is SW[7:5]=001**.

Then we can output the result based on the following modes:

- **SW[4:2]=000**: A&B
- **SW[4:2]=001**: A|B
- **SW[4:2]=010**: A+B
- **SW[4:2]=110**: A-B
- **SW[4:2]=111**: A<B?



On top of the tests above, I also verify other functionality like selecting one digit and incrementing or decrementing to its value.

## 6. Discussion and Conclusion

Obviously, this experiment doesn't consume us much but depends on the **input and output framework** in Exp07. And it's also our first time to use the input and output framework in an experiment.

During this experiment, I met with one complication that at first time **I tried using verilog code to implement the CLA module**, writing several gate descriptions and combining them. Yet whatever I tried I found the simulation doesn't work correctly. And when a classmate asked me to help him debug his verilog code I found the similar problem. So from my conjectural thinking, there may be some difference between schematic and verilog implementation. And if conditions are allowed I will try find the essential cause and how to solve it.