

Lab13--Implementation & Application of Timer / Counter

姓名: 潘子曰 学号: 3180105354 专业: 计算机科学与技术

课程名称: 逻辑与计算机设计基础实验 同组学生姓名: 张佳文

试验时间: 2019-12-19 实验地点: 紫金港东4-509 指导老师: 洪奇军 ## 1. Objectives & Requirements

- Master the working principles and design of **binary timer / counter**
- Master the concept and method of dividing clock signal with counter
- Know the concept of **Program Counter (PC)** in computer system
- Know the concept of **Baud** of transferring serial data

2. Contents & Principles


Tasks

- Implement counter with different **positional notation**
- Implement **timer with alarming**
- Implement 24'h **wall clock module**
- Do physical test

Principles

General counter


- Counter
 - traverse sequence of states
 - not necessarily the numerical sequence
 - not necessarily form a cycle
 - saturating counter: stop at the initial or final state



saturating counter

- Modulo-N counter
 - the general form of a cyclic counter
 - resets and output a carry at a chosen number


Modulo-6 counter



This is an example of a modulo-N counter. The above is the state diagram and circuit diagram.

Divide frequency

- Dividing frequency is to lower the frequency to what we really need.
 - Dividing the frequency by 2 is to lower the frequency by 2 times.
- Basically, the frequency-dividing coefficient is 2^n
- This is a binary dividing of frequency with a D flip-flop



3. Major Experiment Instruments

Equipment
Computer (Intel Core i7-9750H, 16GB memory)
Sword circuit design box
Xilinx ISE 14.7

4. Experiment Procedure

Before our implementation, I have some different

Task1: Timer

Basically what we are going to implement is a timer with alarm. The input clock signal is a millisecond.

```
1  module Timer(  
2      input clk,  
3      input Up,  
4      input Load,  
5      input Start,  
6      input [31:0] Timing_constants,  
7      output reg [31:0] cnt,  
8      output reg Alarm  
9  );  
10  
11  reg[1:0] go;  
12  
13  always @(posedge clk or posedge Start) begin  
14      if (Start) begin  
15          go <= 2'b01;  
16          Alarm <= 0;  
17          cnt <= Timing_constants;  
18      end  
19      else begin  
20          if(Load) cnt <= Timing_constants;  
21          else begin  
22              if(go == 2'b01) begin  
23                  Alarm <= 0;  
24                  if(Up) cnt <= cnt + 1;  
25                  else cnt <= cnt -1;  
26              end  
27              else if((!cnt)==0 | (&cnt==1)) begin  
28                  Alarm <= 1;  
29                  go <= 0;  
30              end  
31          end  
32      end  
33  end  
34  
35  endmodule
```

Task2: Wall Clock

- Function:
 - 24 hour time display: hours, minutes, seconds, milliseconds
 - reset time
 - with behavioral description
 - BCD display

Binary to BCD module

Since we are going to implement a wall clock, we have to convert the binary data into the commonly-used **BCD** code. Therefore, we have to design a binary-to-BCD converter. And what we need is exactly a shift register, which carries the overflowed bit to the correct position.

```
1  module B2BCD(  
2      // I/O Signal Definitions  
3      input  [11:0] number,  
4      output reg [3:0] hundreds,  
5      output reg [3:0] tens,  
6      output reg [3:0] ones  
7      );  
8  
9      // Internal variable for storing bits  
10     reg [23:0] shift;  
11     integer i;  
12  
13     always @(number) begin  
14         // Clear previous number and store new number in shift  
15         register  
16         shift[23:12] = 0;  
17         shift[11:0] = number;  
18  
19         // Loop eight times  
20         for (i=0; i<12; i=i+1) begin  
21             if (shift[15:12] >= 5)  
22                 shift[15:12] = shift[15:12] + 3;  
23  
24             if (shift[19:16] >= 5)  
25                 shift[19:16] = shift[19:16] + 3;  
26  
27             if (shift[23:20] >= 5)  
28                 shift[23:20] = shift[23:20] + 3;  
29  
30             // Shift entire register left once  
31             shift = shift << 1;  
32         end  
33  
34         // Push decimal numbers to output  
35         hundreds = shift[23:20];  
36         tens      = shift[19:16];  
37         ones      = shift[15:12];  
38     end  
39 endmodule
```

My clock

With a Binary-to-BCD module, we can implement our wall clock readily. Some details will be listed below:

- format: hh.mm.ss.top 2 bit of milliseconds
- 24'h system
- behavioral description
- Output flashing bits and points control signal

```

1  module MyClock(
2      input clk_adjust,
3      input clk, rst, inc,
4      input SW_adjust,
5      input [1:0] BTN,
6      output [31:0] Time_Display,
7      output [7:0] point,
8      output [7:0] t_blink
9  );
10
11  assign point = 8'b01010100;
12  wire [3:0] AE;                                //Adjust Enable
13  reg clk_h, clk_m, clk_s, clk_ms;              //clock signal
14
15  wire wire_h, wire_m, wire_s, wire_ms, clk_ok;
16  reg[7:0] cnt_m = 0, cnt_s = 0, cnt_h=0; //clock count
17  reg[11:0] cnt_ms = 0;
18  reg[15:0] cnt_clk = 0;
19  reg [1:0] adjust_pos = 2'b11;                  //position code
20
21  assign AE[0] = SW_adjust && adjust_pos == 2'b00 && BTN[1]? 1:0;
22  assign AE[1] = SW_adjust && adjust_pos == 2'b01 && BTN[1]? 1:0;
23  assign AE[2] = SW_adjust && adjust_pos == 2'b10 && BTN[1]? 1:0;
24  assign AE[3] = SW_adjust && adjust_pos == 2'b11 && BTN[1]? 1:0;
25
26  assign wire_h = (clk_h & ~SW_adjust)|(AE[3] & SW_adjust);
27  assign wire_m = (clk_m & ~SW_adjust)|(AE[2] & SW_adjust);
28  assign wire_s = (clk_s & ~SW_adjust)|(AE[1] & SW_adjust);
29  assign wire_ms = (clk_ms & ~SW_adjust)|(AE[0] & SW_adjust);
30  assign clk_ok = clk & ~SW_adjust;
31
32  //millisecond signal
33  always@(posedge clk_ok or posedge rst)begin
34      if(rst) begin
35          cnt_clk <= 0;
36          clk_ms <= 0;
37      end
38      else if(cnt_clk >= 16'hC34F) begin
39          cnt_clk <= 0;
40          clk_ms <= 1;
41      end
42      else begin
43          cnt_clk <= cnt_clk +1;
44          clk_ms <= 0;
45      end
46  end
47
48  //second signal & millisecond count
49  always@(posedge wire_ms or posedge rst)begin
50      if(rst) begin
51          cnt_ms <= 0;
52          clk_s <= 0;
53      end
54      else begin
55          if(cnt_ms >= 12'h3E7) begin
56              cnt_ms <= 0;
57              clk_s <= 1;
58          end

```

```

59         else begin
60             cnt_ms <= cnt_ms +1;
61             clk_s <= 0;
62         end
63     end
64 end
65
66 //minute signal & second count
67 always@(posedge wire_s or posedge rst)begin
68     if(rst) begin
69         cnt_s <= 0;
70         clk_m <= 0;
71     end
72     else begin
73         if(cnt_s >= 8'h3B) begin
74             cnt_s <= 0;
75             clk_m <= 1;
76         end
77         else begin
78             cnt_s <= cnt_s +1;
79             clk_m <= 0;
80         end
81     end
82 end
83
84 //hour signal & minute count
85 always@(posedge wire_m or posedge rst)begin
86     if(rst) begin
87         cnt_m <= 0;
88         clk_h <= 0;
89     end
90     else begin
91         if(cnt_m >= 8'h3B) begin
92             cnt_m <= 0;
93             clk_h <= 1;
94         end
95         else begin
96             cnt_m <= cnt_m +1;
97             clk_h <= 0;
98         end
99     end
100 end
101
102 //hour count
103 always@(posedge wire_h or posedge rst)begin
104     if(rst) cnt_h <= 0;
105     else begin
106         if(cnt_h >= 8'h17) cnt_h <= 0;
107         else cnt_h <= cnt_h +1;
108     end
109 end
110
111 //control position
112 always@(posedge BTN[0]) begin
113     adjust_pos <= adjust_pos-1;
114 end
115
116 //binary to BCD display

```


```

117 B2BCD    BCD_Hour(.number({4'h0,cnt_h}), .tens(Time_Display[31:28]),
        .ones(Time_Display[27:24])),
118        BCD_Minute(.number({4'h0,cnt_m}),
        .tens(Time_Display[23:20]), .ones(Time_Display[19:16])),
119        BCD_Second(.number({4'h0,cnt_s}),
        .tens(Time_Display[15:12]), .ones(Time_Display[11:8])),
120        BCD_Millisecond(.number(cnt_ms),
        .hundreds(Time_Display[7:4]), .tens(Time_Display[3:0]));
121
122 //time blink
123 assign t_blink = SW_adjust ? (adjust_pos[1]?(adjust_pos[0]?
        8'hc0:8'h30):(adjust_pos[0]?8'h0c:8'h03)) : 8'h00;
124 assign wire_clk_h = clk_h;
125 assign wire_clk_m = clk_m;
126 assign wire_clk_s = clk_s;
127 assign wire_clk_ms = clk_ms;
128
129 endmodule

```

Physical Test

The physical Test environment can be a bit of complicated:



We have to modify the wire assignment into the `multi8ch32` module: `Time_point[7:0]` and `Time_blink[7:0]`, which specifies the assignment for flashing bits and point control.

5. Experiment Results and Analyses

Problems

At first time, I use complicated combination assignment within a clock duration. To be more specific, I made judgement for branch at each positive edge of clock signal.

But a complicated problem during synthesis phase. This the error log:

```

1 | assignment under multiple single edges is not supported for synthesis

```


Possibility is that **ISE** cannot afford to optimize complex combinational logic with time sequential control. According to the solution from xilinx forum, I made some change to my original code: using an **AND** gate to integrate clock and enable signal. And thus avoiding building complex combinational logic:

```
1 assign wire_h = (clk_h & ~SW_adjust) | (AE[3] & SW_adjust);
2 assign wire_m = (clk_m & ~SW_adjust) | (AE[2] & SW_adjust);
3 assign wire_s = (clk_s & ~SW_adjust) | (AE[1] & SW_adjust);
4 assign wire_ms = (clk_ms & ~SW_adjust) | (AE[0] & SW_adjust);
5 assign clk_ok = clk & ~SW_adjust;
```

Wall Clock

The function can be specified as following:

- BTN_OK[0]: change the adjusting bits
- BTN_OK[1]: increment the adjusting numbers
- SW_OK[14]: control adjusting or not



Therefore, the wall clock function is well verified.

6. Discussion and Conclusion

Actually, the reason why I don't want to follow Professor Shi's experiment procedure is that his design seems much abstract from what I have made. As a developer, it should always be our first to consider to make our design intuitive and dependable. Therefore, I made such a project, which is completely my own design.