

# Lab10--Typical Design of Synchronous Sequential Circuit

姓名: 潘子曰 学号: 3180105354 专业: 计算机科学与技术  
课程名称: 逻辑与计算机设计基础实验 同组学生姓名: 张佳文  
试验时间: 2019-11-28 实验地点: 紫金港东4-509 指导老师: 洪奇军

## 1. Objectives & Requirements

1. Master the working principle and design method of typical **synchronous sequential circuit**.
2. Master the describing and implementing method of **finite state machine**.
3. Master **state diagrams, state functions** and **activation functions triggers**.
4. Master how to **design, simulate and debug** a finite state machine with FPGA.

## 2. Contents & Principles

### 2.1 Tasks

1. Design a 4-bit synchronous counter based on state functions with schematic.
2. Design a **32-bit synchronous two-way counter** with HDL behavioral code.
3. Integrate to experiment environment (ALU).

### 2.2 Principles

#### 4-bit Synchronous Counter State Function

State	$Q_A$	$Q_B$	$Q_C$	$Q_D$	$Q_A^{n+1}$	$Q_B^{n+1}$	$Q_C^{n+1}$	$Q_D^{n+1}$
0	0	0	0	0	1	0	0	0
1	1	0	0	0	0	1	0	0
2	0	1	0	0	1	1	0	0
3	1	1	0	0	0	0	1	0
4	0	0	1	0	1	0	1	0
5	1	0	1	0	0	1	1	0
6	0	1	1	0	1	1	1	0
7	1	1	1	0	0	0	0	1
8	0	0	0	1	1	0	0	1
9	1	0	0	1	0	1	0	1
10	0	1	0	1	1	1	0	1
11	1	1	0	1	0	0	1	1
12	0	0	1	1	1	0	1	1
13	1	0	1	1	0	1	1	1
14	0	1	1	1	1	1	1	1
15	1	1	1	1	0	0	0	0

$$D_A = \overline{Q_A}$$

$$D_B = \overline{Q_A}Q_B + Q_A\overline{Q_B}$$


$$D_C = \overline{Q_A}Q_C + \overline{Q_B}Q_C + Q_AQ_B\overline{Q_C}$$

$$D_D = \overline{Q_A}Q_D + \overline{Q_B}Q_D + \overline{Q_C}Q_D + Q_AQ_BQ_C\overline{Q_D}$$

Plus a 4-bit carry output:

$$R_C = \overline{Q_A} + \overline{Q_B} + \overline{Q_C} + \overline{Q_D}$$

### 4-bit Synchronous Counter Schematic



### Gate Level Description

Examples:

```

1  INV A(.I(a), .O(na));
2  NOR2 G1(.I0(a), .I1(b), .O(na_b));
3  NOR3...
4  NOR4...
5  XNOR2...
6  FD...    //D Trigger
7  NAND2...

```

## 3. Major Experiment Instruments

Equipment
Computer (Intel Core i7-9750H, 16GB memory)
Sword circuit design box
Xilinx ISE 14.7

## 4. Experiment Procedure

### Task: FSM

- Name the project **FSM**
- Implement 4-bit counter
  - Design logic circuit based on activation functions
- Implement 32-bit two-way counter
  - By behavioral description
  - With direction control signal **s**
  - With load signal which controls loading value from **A<sub>i</sub>**
- Integrate the two modules into I/O framework

### 4-bit counter by Gate Level Description

```
1  `timescale 1ns / 1ps
2  module counter_4bit(
3      input clk,
4      output Qa,
5      output Qb,
6      output Qc,
7      output Qd,
8      output Rc
9  );
10
11  wire Da, Db, Dc, Dd;
12  wire Nor_nQa_nQb, Nor_nQa_nQb_nQc;
13  wire nQa, nQb, nQc, nQd;
14
15  //define initial value of the D type Flip-Flop
16  FD  FFDA(.C(clk), .D(Da), .Q(Qa)),
17      FFDB(.C(clk), .D(Db), .Q(Qb)),
18      FFDC(.C(clk), .D(Dc), .Q(Qc)),
19      FFDD(.C(clk), .D(Dd), .Q(Qd));
20
21  defparam FFDA.INIT = 1'b0;
22  defparam FFDB.INIT = 1'b0;
23  defparam FFDC.INIT = 1'b0;
24  defparam FFDD.INIT = 1'b0;
25
26  INV    GQa(.I(Qa), .O(nQa)),
27         GQb(.I(Qb), .O(nQb)),
28         GQc(.I(Qc), .O(nQc)),
29         GQd(.I(Qd), .O(nQd));
30
31  assign Da = nQa;
32
33  XNOR2  ODb(.I0(Qa), .I1(nQb), .O(Db)),
34         ODc(.I0(Nor_nQa_nQb), .I1(nQc), .O(Dc)),
35         ODD(.I0(Nor_nQa_nQb_nQc), .I1(nQd), .O(Dd));
36
37  NOR4  ORc(.I0(nQa), .I1(nQb), .I2(nQc), .I3(nQd), .O(Rc));
38  NOR2  G1(.I0(nQa), .I1(nQb), .O(Nor_nQa_nQb));
39  NOR3  G2(.I0(nQa), .I1(nQb), .I2(nQc), .O(Nor_nQa_nQb_nQc));
```

```

40 endmodule
41
42 //module counter_4bit(
43 //  input clk,
44 //  output Qa,
45 //  output Qb,
46 //  output Qc,
47 //  output Qd,
48 //  output Rc
49 //  );
50 //
51 //  wire Da, Db, Dc, Dd, nQa, nQb, nQc, nQd, Rc;
52 //  reg Qa,Qb,Qc,Qd;
53 //
54 //  assign Da = nQa;
55 //  assign Db = ~(nQa^nQb);
56 //  assign Dc = ~( (~nQa| nQb)) ^ nQc;
57 //  assign Dd= ~((~nQa| nQb| nQc)) ^ nQd;
58 //  assign Rc= ~(nQa| nQb| nQc| nQd);
59 //
60 //  always @ (posedgeclk)
61 //      if (rst) {Qa,Qb,Qc,Qd} <= 4'b0000;//同步清零
62 //      else begin
63 //          Qa<= Da;
64 //          Qb<=Db;
65 //          Qc <= Dc;
66 //          Qd<= Dd;
67 //      end
68 //endmodule

```

## Simulation Code for 4-bit counter

```

1  `timescale 1ns / 1ps
2  module counter_4bit_test;
3
4      // Inputs
5      reg clk;
6
7      // Outputs
8      wire Qa;
9      wire Qb;
10     wire Qc;
11     wire Qd;
12     wire Rc;
13
14     // Instantiate the Unit Under Test (UUT)
15     counter_4bit uut (
16         .clk(clk),
17         .Qa(Qa),
18         .Qb(Qb),
19         .Qc(Qc),
20         .Qd(Qd),
21         .Rc(Rc)
22     );
23
24     initial begin
25         // Initialize Inputs

```

```

26         clk = 0;
27         forever #50 clk<=~clk;
28     end
29
30 endmodule

```

## 32-bit Synchronous Two-way Counter by Behavioral Description

☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆☆

I made an advance in this module that I set a single-bit register **s** as the indication for direction. When there is a signal from **input s\_ctrl**, s is then inverted.

By doing this, there won't be situations that we have to keep pressing BTN(0) to set the counting direction.

```

1  `timescale 1ns / 1ps
2  module counter_32_rev(
3      input clk,
4      input s_ctrl,
5      input Load,
6      input [31:0] PData,
7      output reg[31:0] cnt,
8      output reg RC
9  );
10
11     reg zero = 32'h00000000, full = 32'hffffffff, s=0;
12
13     always@* if(s_ctrl) s<=~s;
14
15     always@(posedge clk) begin
16         if(Load) cnt<=PData;
17         else begin
18             if(s) cnt<=cnt+1;
19             else cnt<=cnt-1;
20
21             if(~s&~(zero|cnt) | s&(full&cnt)) RC <= 1;
22             else RC <= 0;
23         end
24     end
25 endmodule

```

## Simulation Code for 32-bit Two-way Synchronous Counter

```

1  `timescale 1ns / 1ps
2  module counter_32bit_test;
3
4      // Inputs
5      reg clk;
6      reg s;
7      reg Load;
8      reg [31:0] PData;
9
10     // Outputs
11     wire [31:0] cnt;
12     wire RC;

```

```

13
14 // Instantiate the Unit Under Test (UUT)
15 counter_32_rev uut (
16     .clk(clk),
17     .s(s),
18     .Load(Load),
19     .PData(PData),
20     .cnt(cnt),
21     .RC(RC)
22 );
23
24 integer i=0;
25 initial begin
26     // Initialize Inputs
27     clk = 0;
28     s = 1;
29     Load = 1;
30     PData = 0;
31
32     #100;
33     Load = 0;
34
35     #300;
36     s = 0;
37
38     #200;
39     Load = 1;
40 end
41 always@*
42     for(i=0;i<20;i=i+1) begin
43         #50;
44         clk <= ~clk;
45     end
46 endmodule

```

## Physical Test in I/O Framework



```

31
32 NET "SW[0]" LOC=AA10 | IOSTANDARD=LVCMOS15;
33 NET "SW[1]" LOC=AB10 | IOSTANDARD=LVCMOS15;
34 NET "SW[2]" LOC=AA13 | IOSTANDARD=LVCMOS15;
35 NET "SW[3]" LOC=AA12 | IOSTANDARD=LVCMOS15;
36 NET "SW[4]" LOC=Y13 | IOSTANDARD=LVCMOS15;
37 NET "SW[5]" LOC=Y12 | IOSTANDARD=LVCMOS15;
38 NET "SW[6]" LOC=AD11 | IOSTANDARD=LVCMOS15;
39 NET "SW[7]" LOC=AD10 | IOSTANDARD=LVCMOS15;
40 NET "SW[8]" LOC=AE10 | IOSTANDARD=LVCMOS15;
41 NET "SW[9]" LOC=AE12 | IOSTANDARD=LVCMOS15;
42 NET "SW[10]" LOC=AF12 | IOSTANDARD=LVCMOS15;
43 NET "SW[11]" LOC=AE8 | IOSTANDARD=LVCMOS15;
44 NET "SW[12]" LOC=AF8 | IOSTANDARD=LVCMOS15;
45 NET "SW[13]" LOC=AE13 | IOSTANDARD=LVCMOS15;
46 NET "SW[14]" LOC=AF13 | IOSTANDARD=LVCMOS15;
47 NET "SW[15]" LOC=AF10 | IOSTANDARD=LVCMOS15;
48
49 NET "SEGMENT[0]" LOC=AB22 | IOSTANDARD=LVCMOS33;
50 NET "SEGMENT[1]" LOC=AD24 | IOSTANDARD=LVCMOS33;
51 NET "SEGMENT[2]" LOC=AD23 | IOSTANDARD=LVCMOS33;
52 NET "SEGMENT[3]" LOC=Y21 | IOSTANDARD=LVCMOS33;
53 NET "SEGMENT[4]" LOC=W20 | IOSTANDARD=LVCMOS33;
54 NET "SEGMENT[5]" LOC=AC24 | IOSTANDARD=LVCMOS33;
55 NET "SEGMENT[6]" LOC=AC23 | IOSTANDARD=LVCMOS33;
56 NET "SEGMENT[7]" LOC=AA22 | IOSTANDARD=LVCMOS33;
57
58 NET "AN[0]" LOC=AD21 | IOSTANDARD=LVCMOS33;
59 NET "AN[1]" LOC=AC21 | IOSTANDARD=LVCMOS33;
60 NET "AN[2]" LOC=AB21 | IOSTANDARD=LVCMOS33;
61 NET "AN[3]" LOC=AC22 | IOSTANDARD=LVCMOS33;
62
63 NET "LED[0]" LOC=W23 | IOSTANDARD=LVCMOS33 ;#D1
64 NET "LED[1]" LOC=AB26 | IOSTANDARD=LVCMOS33 ;#D2
65 NET "LED[2]" LOC=Y25 | IOSTANDARD=LVCMOS33 ;#D3
66 NET "LED[3]" LOC=AA23 | IOSTANDARD=LVCMOS33 ;#D4
67 NET "LED[4]" LOC=Y23 | IOSTANDARD=LVCMOS33 ;#D5
68 NET "LED[5]" LOC=Y22 | IOSTANDARD=LVCMOS33 ;#D6
69 NET "LED[6]" LOC=AE21 | IOSTANDARD=LVCMOS33 ;#D7
70 NET "LED[7]" LOC=AF24 | IOSTANDARD=LVCMOS33 ;#D8

```

## 5. Experiment Results and Analyses


### Simulation for 4-bit Counter



Clearly, the state variable went rightfully as the state table has described.

### Simulation for 32-bit Two-way Counter






- At **400ns** when **s** is set from 1 to 0, **cnt** then start to decrement.
- At **500ns** when **Load** signal is set 1, **cnt** load data from PData[31:0], which is 32'h00000000.


## Physical Test

Without doing anything, the counter is decrementing itself automatically:




Decrementing

I pressed the BTN(0), which changes the counting direction. Then the counters went like this (incrementing):



Incrementing

Then I tested the **Loading** module: I entered a number into channel **A<sub>i</sub>** which is controlled by **SW[7:5]=000**, and then pressed **BTN(1)**, which controls the loading signal for the counter. After change SW[7:5] to 011, the results went like this:



Load Data

Thus I have successfully verified my design of **32-bit bidirectional counters**.

## 6. Discussion and Conclusion

### Complication I met


Admittedly, this experiment didn't go so hard that I just finished it so readily. Yet I did meet with some problems:

- `forever` cannot run parallelly within simulation test;
- cannot enter data into channel one when some change to `BTN(0)` has been done;

I wrote the following code to implement simulation **clock** division in simulation test at first:

```
1 | forever #50 clk <= ~clk;
```

Yet when I tried to do simulation test, result went like this:



Wrong!

So, it is much reasonable to speculate that `forever` code cannot run parallelly with the previous codes.

The second error is much complicated. I made some change to the **direction switch control** module: using a register to store the current direction, if a signal from **BTN(0)** has been received, invert the register value.

However, when I downloaded on the experiment box and did physical test, I found that **entering data into channel A** has been disabled.

This situation was finally solved by Professor. Shi. **He checked the switches and toggled SW(15) several times.** Then all went rightfully, with my redesign on the BTN(0) perfectly improving the controlling performance.

## Feelings

On top of the problems I met, I also help my classmates and roommates solve their problems, like errors in behavioral description or simulation test.

With our ISE framework being more complete, I'm getting further interested in computing systems and hardware design. Seeing my improvements is such a touchable happiness with which I would always please myself. ♡