Lab10--Typical Design of Synchronous Sequential Circuit

姓名:潘子曰 学号: 3180105354 专业: 计算机科学与技术 课程名称: 逻辑与计算机设计基础实验 同组学生姓名:张佳文 试验时间: 2019-11-28 实验地点:紫金港东4-509 指导老师:洪奇军

1. Objectives & Requirements

- 1. Master the working principle and design method of typical **synchronous sequential circuit**.
- 2. Master the describing and implementing method of **finite state machine**.
- 3. Master state diagrams, state functions and activation functions triggers.
- 4. Master how to design, simulate and debug a finite state machine with FPGA.

2. Contents & Principles

2.1 Tasks

- 1. Design a 4-bit synchronous counter based on state functions with schematic.
- 2. Design a **32-bit synchronous two-way counter** with HDL behavioral code.
- 3. Integrate to experiment environment (ALU).

2.2 Principles

4-bit Synchronous Counter State Function


State	Q_A	Q_B	Q_C	Q_D	Q_A^{n+1}	Q_B^{n+1}	Q_C^{n+1}	Q_D^{n+1}
0	0	0	0	0	1	0	0	0
1	1	0	0	0	0	1	0	0
2	0	1	0	0	1	1	0	0
3	1	1	0	0	0	0	1	0
4	0	0	1	0	1	0	1	0
5	1	0	1	0	0	1	1	0
6	0	1	1	0	1	1	1	0
7	1	1	1	0	0	0	0	1
8	0	0	0	1	1	0	0	1
9	1	0	0	1	0	1	0	1
10	0	1	0	1	1	1	0	1
11	1	1	0	1	0	0	1	1
12	0	0	1	1	1	0	1	1
13	1	0	1	1	0	1	1	1
14	0	1	1	1	1	1	1	1
15	1	1	1	1	0	0	0	0

$$egin{aligned} D_A &= \overline{Q_A} \ D_B &= \overline{Q_A} Q_B + Q_A \overline{Q_B} \ D_C &= \overline{Q_A} Q_C + \overline{Q_B} Q_C + Q_A Q_B \overline{Q_C} \ D_D &= \overline{Q_A} Q_D + \overline{Q_B} Q_D + \overline{Q_C} Q_D + Q_A Q_B Q_C \overline{Q_D} \end{aligned}$$

Plus a 4-bit carry output:

$$R_C = \overline{\overline{Q_A} + \overline{Q_B} + \overline{Q_C} + \overline{Q_D}}$$

4-bit Synchronous Counter Schematic



Gate Level Description

Examples:

```
1  INV A(.I(a), .O(na));
2  NOR2 G1(.IO(a), .I1(b), .O(na_b));
3  NOR3...
4  NOR4...
5  XNOR2...
6  FD... //D Trigger
7  NAND2...
```

3. Major Experiment Instruments



4. Experiment Procedure

Task: FSM

- Name the project **FSM**
- Implement 4-bit counter
 - Design logic circuit based on activation functions
- Implement 32-bit two-way counter
 - o By behavioral description
 - With direction control signal s
 - With load signal which controls loading value from A_i
- Integrate the two modules into I/O framework

4-bit counter by Gate Level Description

```
1
    `timescale 1ns / 1ps
 2
    module counter_4bit(
 3
       input clk,
 4
       output Qa,
 5
      output Qb,
 6
       output Qc,
 7
       output Qd,
 8
        output Rc
9
    );
10
    wire Da, Db, Dc, Dd;
11
12
    wire Nor_nQa_nQb, Nor_nQa_nQb_nQc;
13
    wire nQa, nQb, nQc, nQd;
14
15 //define initial value of the D type Flip-Flop
   FD FFDA(.C(clk), .D(Da), .Q(Qa)),
16
        FFDB(.C(clk), .D(Db), .Q(Qb)),
17
        FFDC(.C(c1k), .D(Dc), .Q(Qc)),
18
19
        FFDD(.C(clk), .D(Dd), .Q(Qd));
20
21 | defparam FFDA.INIT = 1'b0;
    defparam FFDB.INIT = 1'b0;
22
23
    defparam FFDC.INIT = 1'b0;
    defparam FFDD.INIT = 1'b0;
24
25
26 INV
            GQa(.I(Qa), .O(nQa)),
27
            GQb(.I(Qb), .O(nQb)),
28
            GQc(.I(Qc), .O(nQc)),
29
            GQd(.I(Qd), .O(nQd));
30
31
   assign Da = nQa;
32
33
    XNOR2 ODb(.IO(Qa), .II(nQb), .O(Db)),
34
            ODc(.IO(Nor_nQa_nQb), .II(nQc), .O(Dc)),
35
            ODd(.IO(Nor_nQa_nQb_nQc), .I1(nQd), .O(Dd));
36
37
    NOR4 ORc(.IO(nQa), .I1(nQb), .I2(nQc), .I3(nQd), .O(Rc));
    NOR2 G1(.IO(nQa), .I1(nQb), .O(Nor_nQa_nQb));
38
39
    NOR3 G2(.I0(nQa), .I1(nQb), .I2(nQc), .O(Nor_nQa_nQb_nQc));
```

```
endmodule
40
41
42
    //module counter_4bit(
43
   // input clk,
    // output Qa,
44
45
   // output Qb,
46
    // output Qc,
47
    // output Qd,
48
   // output Rc
49
    //
         );
50
   //
51
    // wire Da, Db, Dc, Dd, nQa, nQb, nQc, nQc, Rc;
52
   // reg Qa,Qb,Qc,Qd;
53
   //
    // assign Da = nQa;
54
55
   // assign Db = \sim(nQa^nQb);
    // assign Dc = \sim( (\sim(nQa| nQb)) \land nQc);
56
57
    // assign Dd= \sim((\sim(nQa| nQb| nQc)) \wedge nQd);
58
   // assign Rc= ~(nQa| nQb| nQc| nQd));
59
    //
   // always @ (posedgeclk)
60
    //
           if (rst) {Qa,Qb,Qc,Qd} <= 4'b0000;//同步清零
61
62
   //
           else begin
63 //
              Qa<= Da;
64
   //
                Qb<-Db;
                Qc <= Dc;
65
   //
   //
                Qd<= Dd;
66
67
   //
            end
68
   //endmodule
```

Simulation Code for 4-bit counter

```
`timescale 1ns / 1ps
 2
    module counter_4bit_test;
 3
 4
        // Inputs
 5
        reg clk;
 6
        // Outputs
 7
 8
        wire Qa;
9
        wire Qb;
10
        wire Qc;
11
        wire Qd;
12
        wire Rc;
13
        // Instantiate the Unit Under Test (UUT)
14
15
        counter_4bit uut (
16
             .clk(clk),
17
             .Qa(Qa),
18
             .Qb(Qb),
19
             .Qc(Qc),
20
             .Qd(Qd),
21
             .Rc(Rc)
22
        );
23
        initial begin
24
25
             // Initialize Inputs
```

32-bit Synchronous Two-way Counter by Behavioral Description

```
$\frac{1}{2}$$ $\frac
```

I made an advance in this module that I set a single-bit register **s** as the indication for direction. When there is a signal from **input s_ctrl**, s is then inverted.

By doing this, there won't be situations that we have to keep pressing BTN(0) to set the counting direction.


```
1
    `timescale 1ns / 1ps
    module counter_32_rev(
         input clk,
 4
         input s_ctrl,
 5
        input Load,
 6
         input [31:0] PData,
 7
         output reg[31:0] cnt,
 8
         output reg Rc
9
    );
10
11
         reg zero = 32'h00000000, full = 32'hffffffff, s=0;
12
13
         always@* if(s_ctrl) s<=~s;</pre>
14
15
         always@(posedge clk) begin
16
             if(Load) cnt<=PData;</pre>
17
             else begin
18
                  if(s) cnt<=cnt+1;</pre>
19
                  else cnt<=cnt-1;</pre>
20
21
                  if(\sim s\&\sim (zero|cnt) \mid s\&(full\&cnt)) Rc <= 1;
22
                  else Rc <= 0:
23
             end
24
         end
    endmodule
```

Simulation Code for 32-bit Two-way Synchronous Counter

```
1
    `timescale 1ns / 1ps
 2
    module counter_32bit_test;
 3
 4
        // Inputs
 5
        reg clk;
 6
        reg s;
 7
        reg Load;
8
        reg [31:0] PData;
9
10
        // Outputs
        wire [31:0] cnt;
11
12
        wire Rc;
```

```
13
14
        // Instantiate the Unit Under Test (UUT)
15
        counter_32_rev uut (
16
            .clk(clk),
17
            .s(s),
18
            .Load(Load),
19
            .PData(PData),
20
            .cnt(cnt),
21
           .Rc(Rc)
        );
22
23
        integer i=0;
24
25
        initial begin
26
            // Initialize Inputs
27
            c1k = 0;
            s = 1;
28
29
            Load = 1;
30
            PData = 0;
31
32
            #100;
            Load = 0;
33
34
35
            #300;
36
            s = 0;
37
            #200;
38
39
            Load = 1;
40
        end
41 always@*
       for(i=0;i<20;i=i+1) begin</pre>
42
43
                #50;
                c1k \leftarrow c1k;
44
45
        end
46
    endmodule
```

Physical Test in I/O Framework



 This time we have to do some change to several input drives. Check the schematic carefully

UCF

```
NET "clk_100mhz"
                       LOC=AC18
                                       IOSTANDARD=LVCMOS18;
    NET "clk_100mhz"
                      TNM_NET=TM_CLK;
    TIMESPEC TS_CLK_100M = PERIOD "TM_CLK" 10 ns HIGH 50%;
4
   NET "RSTN" LOC=W13 |
5
                           IOSTANDARD=LVCMOS18;
6
7
    NET "K_ROW[0]" LOC=V17 |
                               IOSTANDARD=LVCMOS18;
8
    NET "K_ROW[1]" LOC=W18 |
                               IOSTANDARD=LVCMOS18;
9
    NET "K_ROW[2]" LOC=W19 |
                               IOSTANDARD=LVCMOS18;
   NET "K_ROW[3]" LOC=W15 |
10
                               IOSTANDARD=LVCMOS18;
11
    NET "K_ROW[4]" LOC=W16 |
                               IOSTANDARD=LVCMOS18;
12
    NET "K_COL[0]" LOC=V18 |
13
                               IOSTANDARD=LVCMOS18;
14
    NET "K_COL[1]" LOC=V19 |
                               IOSTANDARD=LVCMOS18;
    NET "K_COL[2]" LOC=V14 |
15
                               IOSTANDARD=LVCMOS18;
16
    NET "K_COL[3]" LOC=W14 |
                               IOSTANDARD=LVCMOS18;
17
    NET "readn" LOC=U21 |
18
                           IOSTANDARD=LVCMOS33;
    NET "RDY"
19
               LOC=U22
                           IOSTANDARD=LVCMOS33;
20
    NET "CR"
               LOC=V22
                           IOSTANDARD=LVCMOS33;
21
    NET "SEGCLK"
22
                   LOC=M24
                               IOSTANDARD=LVCMOS33;
    NET "SEGCLR" LOC=M20
23
                               IOSTANDARD=LVCMOS33;
    NET "SEGDT" LOC=L24 | IOSTANDARD=LVCMOS33;
24
    NET "SEGEN" LOC=R18 |
25
                           IOSTANDARD=LVCMOS33;
26
    NET "LEDCLK"
27
                   LOC=N26
                               IOSTANDARD=LVCMOS33;
    NET "LEDCLR" LOC=N24 |
28
                               IOSTANDARD=LVCMOS33;
    NET "LEDDT" LOC=M26 | IOSTANDARD=LVCMOS33;
29
    NET "LEDEN" LOC=P18 |
30
                           IOSTANDARD=LVCMOS33;
```

```
31
32
   NET "SW[0]" LOC=AA10 |
                            IOSTANDARD=LVCMOS15;
   NET "SW[1]" LOC=AB10 | IOSTANDARD=LVCMOS15;
33
   NET "SW[3]" LOC=AA12
35
                            IOSTANDARD=LVCMOS15;
   NET "SW[4]" LOC=Y13 | IOSTANDARD=LVCMOS15;
36
37
   NET "SW[5]" LOC=Y12 | IOSTANDARD=LVCMOS15;
   NET "SW[6]" LOC=AD11 | IOSTANDARD=LVCMOS15;
38
   NET "SW[7]" LOC=AD10 | IOSTANDARD=LVCMOS15;
   NET "SW[8]" LOC=AE10 | IOSTANDARD=LVCMOS15;
40
   NET "SW[9]" LOC=AE12 | IOSTANDARD=LVCMOS15;
41
42
   NET "SW[10]" LOC=AF12
                                IOSTANDARD=LVCMOS15;
               LOC=AE8 | IOSTANDARD=LVCMOS15;
43
   NET "SW[11]"
   NET "SW[12]" LOC=AF8 | IOSTANDARD=LVCMOS15;
   NET "SW[13]"
   NET "SW[13]" LOC=AE13 | IOSTANDARD=LVCMOS15;
NET "SW[14]" LOC=AF13 | IOSTANDARD=LVCMOS15;
45
46
47
   NET "SW[15]" LOC=AF10 | IOSTANDARD=LVCMOS15;
48
49 NET "SEGMENT[0]"
                    LOC=AB22 IOSTANDARD=LVCMOS33;
   NET "SEGMENT[1]" LOC=AD24
                                   IOSTANDARD=LVCMOS33;
51 NET "SEGMENT[2]" LOC=AD23
                                   IOSTANDARD=LVCMOS33;
   NET "SEGMENT[3]" LOC=Y21 | IOSTANDARD=LVCMOS33;
52
   NET "SEGMENT[4]" LOC=W20 | IOSTANDARD=LVCMOS33;
53
  NET "SEGMENT[5]" LOC=AC24 | IOSTANDARD=LVCMOS33;
54
   NET "SEGMENT[6]"
                     LOC=AC23
                                   IOSTANDARD=LVCMOS33;
   NET "SEGMENT[7]" LOC=AA22 | IOSTANDARD=LVCMOS33;
56
57
   NET "AN[0]" LOC=AD21 | IOSTANDARD=LVCMOS33;
58
59 NET "AN[1]" LOC=AC21 | IOSTANDARD=LVCMOS33;
   NET "AN[2]" LOC=AB21 | IOSTANDARD=LVCMOS33;
60
61
   62
   NET"LED[0]"LOC=W23 | IOSTANDARD=LVCMOS33 ;#D1
63
64 NET"LED[1]"LOC=AB26 | IOSTANDARD=LVCMOS33 ;#D2
65
   NET"LED[2]"LOC=Y25 | IOSTANDARD=LVCMOS33 ;#D3
   NET"LED[3]"LOC=AA23 | IOSTANDARD=LVCMOS33 ;#D4
   NET"LED[4]"LOC=Y23 | IOSTANDARD=LVCMOS33 ;#D5
67
68
   NET"LED[5]"LOC=Y22 | IOSTANDARD=LVCMOS33 ;#D6
69 NET"LED[6]"LOC=AE21 | IOSTANDARD=LVCMOS33 ;#D7
   NET"LED[7]"LOC=AF24 | IOSTANDARD=LVCMOS33 ;#D8
```


5. Experiment Results and Analyses

Simulation for 4-bit Counter



Clearly, the state variable went rightfully as the state table has described.

Simulation for 32-bit Two-way Counter



- At **400ns** when s is set from 1 to 0, **cnt** then start to decrement.
- At **50ns** when **Load** signal is set 1, **cnt** load data from PData[31:0], which is 32'h00000000.


Physical Test

Without doing anything, the counter is decrementing itself automatically:




Decrementing

I pressed the BTN(0), which changes the counting direction. Then the counters went like this (incrementing):



Incrementing

Then I tested the **Loading** module: I entered a number into channel A_i which is controlled by **SW[7:5]=000**, and then pressed **BTN(1)**, which controls the loading signal for the counter. After change SW[7:5] to 011, the results went like this:



Load Data

Thus I have successfully verified my design of **32-bit bidirectional counters**.

6. Discussion and Conclusion

Complication I met

Admittedly, this experiment didn't go so hard that I just finished it so readily. Yet I did meet with some problems:

- forever cannot run parallelly within simulation test;
- cannot enter data into channel one when some change to BTN(0) has been done;

I wrote the following code to implement simulation **clock** division in simulation test at first:

```
1 | forever #50 clk <= ~clk;</pre>
```

Yet when I tried to do simulation test, result went like this:



Wrong!

So, it is much reasonable to speculate that <code>forever</code> code cannot run parallelly with the previous codes.

The second error is much complicated. I made some change to the **direction switch control** module: using a register to store the current direction, if a signal from **BTN(0)** has been received, invert the register value.

However, when I downloaded on the experiment box and did physical test, I found that **entering data into channel A** has been disabled.

This situation was finally solved by Professor. Shi. **He checked the switches and toggled SW(15) several times**. Then all went rightfully, with my redesign on the BTN(0) perfectly improving the controlling performance.

Feelings

On top of the problems I met, I also help my classmates and roommates solve their problems, like errors in behavioral description or simulation test.

With our ISE framework being more complete, I'm getting further interested in computing systems and hardware design. Seeing my improvements is such a touchable happiness with which I would always please myself. \bigcirc