Lab9--Latch & Trigger

姓名:潘子曰 学号: 3180105354 专业: 计算机科学与技术 课程名称:逻辑与计算机设计基础实验 同组学生姓名:张佳文 试验时间: 2019-11-21 实验地点:紫金港东4-509 指导老师:洪奇军

1. Objectives & Requirements

- 1. Master the structure and working principle of latches and triggers.
- 2. Know the difference between latches and triggers.
- 3. Know the structure of **Static Memory** and **SRAM Storage Unit**s.
- 4. Master the basic functionality and usage of RS Latches.
- 5. Master the basic functionality and usage of RS Trigger and D Trigger.
- 6. Master the function of integrated trigger and asynchronous reset.
- 7. Know how to implement clock division circuit with D Trigger.
- 8. Know how to implement anti-jitter circuit with D Trigger.

2. Contents & Principles

2.1 Tasks

- 1. Implement **RS-Latch** with schematic and do simulation test.
- 2. Implement gated RS-Latch & D-Latch and do simulation test.
- 3. Implement RS Master-Slave Flip-Flop with RS-Latch.
- 4. Implement **D Master-Slave Flip-Flop** with RS-Latch and D-Latch.
- 5. Implement Maintain Block D Flip-Flop with schematic.
- 6. Do physical test for all triggers.

2.2 Principles


Latches and Flip-Flops

In electronics, a **flip-flop** or **latch** is a circuit that has two stable states and can be used to store state information – a biostable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems.

Basic Latches

SR NOR Latch

	SR latch operation ^[3]									
	Characteristic table Excitation table									
S	S R Q _{next} Action				Q _{next}	S	R			
0	0	Q	hold state	0	0	0	Χ			
0	1	0	reset	0	1	1	0			
1	0	1	set	1	0	0	1			
1	1	X	not allowed	1	1	X	0			




SR NOR Latch can be constructed from a pair of cross-coupled NOR logic gates. The stored bit is present on the output marked Q.

While the R and S inputs are both low, feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (*Set*) is pulsed high while R (*Reset*) is held low, then the Q output is forced high, and stays high when S returns to low; similarly, if R is pulsed high while S is held low, then the Q output is forced low, and stays low when R returns to low.

Gate Control

$ar{S}ar{R}$ NAND Latch




	SR latch operation							
S	S R Action							
0	0	Q=1, $not(Q)=1$, $Not allowed$						
0	1	Q = 1						
1	0	Q = 0						
1	1	No change & random start						

Gated RS Latch

With E high (*enable* true), the signals can pass through the input gates to the encapsulated latch; all signal combinations except for (0,0) = hold then immediately reproduce on the (Q,\bar{Q}) output, i.e. the latch is *transparent*.

With E low (*enable* false) the latch is *closed* (*opaque*) and remains in the state it was left the last time E was high.



Gated SR late	ch operation	ĺ
---------------	--------------	---


E/C	Action
0	No action (keep state)
1	The same as non-clocked SR latch

Gated D Latch

The truth table and circuit schematic below show that when *enable/clock* input is 0, the D input has no effect on the output. When E/C is high, the output equals D.

Gated D latch truth table


E/C	D	Q	Q	Comment
0	X	Q _{prev}	\overline{Q}_{prev}	No change
1	0	0	1	Reset
1	1	1	0	Set



The low state of the *enable* signal produces the inactive "11" combination. Thus a gated D-latch may be considered as a *one-input synchronous SR latch*. This configuration prevents application of the restricted input combination. It is also known as *transparent latch*, *data latch*, or simply *gated latch*. It has a *data* input and an *enable* signal (sometimes named *clock*, or *control*).

RS Master-Slave Flip-Flop


It is built from two gated SR latches: one a master, and the other a slave. The master takes the flip-flops inputs: S (set), R (reset), and C (clock). The clock input is fed to the latch's gate input. The slave takes the master's outputs as inputs (Q to S and Qn to R), and the complement of the flip-flop's clock input. The slave's outputs are the flip-flop's outputs. This difference in clock inputs between the two latches *disconnects* them and eliminates the transparency between the flip-flop's inputs and outputs, which is also a problem in common latches.




S	R	Q(t+1)	Qn(t+1)	Meaning
0	0	Q	Qn	Hold
0	1	0	1	Reset
1	0	1	0	Set
1	1	?	?	Undefined

Disadvantage of RS Master-Slave Flip-Flop

First Catching Problem: take the following simulation result as an example. At the end of the pulse RS=00. But Q finally turned to 1.



Maintain Block Flip-Flop



3. Major Experiment Instruments


Equipment
Computer (Intel Core i7-9750H, 16GB memory)
Sword circuit design box
Xilinx ISE 14.7

4. Experiment Procedure

Task1: Locker

Design RS Latch

- Implement with NAND gates in schematic
- Encapsulate symbol after verification




RS Latch Simulation Code

```
`timescale 1ns / 1ps
 2
    module RS_NAND_RS_NAND_sch_tb();
4 // Inputs
 5
   reg Rn;
   reg Sn;
8
    // Output
9
    wire Q;
10 wire Qn;
11
    // Bidirs
12
13
14
    // Instantiate the UUT
15
    RS_NAND UUT (
16
            .Q(Q),
17
            .Qn(Qn),
18
             .Rn(Rn),
19
            .Sn(Sn)
20
   );
    // Initialize Inputs
21
22
        initial begin
23
            Rn=1;
24
            Sn=0;
25
            #50;
26
27
            Sn=0;
28
            Rn=1;
29
            #50;
30
31
            Rn=1;
32
            Sn=1;
33
            #50;
34
35
            Sn=1;
36
            Rn=0;
37
            #50;
38
39
            Rn=1;
40
            Sn=1;
            #50;
41
42
43
             Rn=0;
44
            Sn=0;
```

```
45
              #50;
46
47
              Rn=1;
48
              Sn=1;
49
              #50;
50
              Rn=0;
51
              Sn=0;
52
53
              #50;
54
55
              Sn=0;
56
              Rn=1;
57
              #50;
58
              Rn=0;
59
              Sn=0;
60
61
              #50;
62
63
              Sn=1;
              Rn=0;
64
              #50;
65
66
67
              Rn=1;
68
              Sn=1;
69
         end
70
    endmodule
```

Design RS Latch with Enable Signal

- Implement with NAND gates and RS Latch in schematic
- Encapsulate symbol after verification



Simulation Code for RS Latch with Enable Signal

```
1
    `timescale 1ns / 1ps
 2
    module RS_EN_RS_EN_sch_tb();
 3
    // Inputs
   reg C;
 6
    reg S;
 7
    reg R;
 8
    // Output
10
    wire Q;
11
    wire Qn;
12
```

```
13 // Bidirs
14
    // Instantiate the UUT
15
   RS_EN UUT (
16
17
            .C(C),
18
           .S(S),
19
            R(R),
20
           Q(Q),
21
            .Qn(Qn)
22
    );
23
   // Initialize Inputs
24
        integer i=0;
25
        initial begin
26
            C=0;
27
            S=0;
            R=0;
28
29
            #40;
30
31
            S=0;
                    //Hold
32
            R=0;
33
34
            S=1;
                    //set
35
            R=0;
36
            #100;
37
38
            S=0;
39
            R=1;
40
            #100;
41
                    //undefild
42
            S=1;
43
            R=1;
44
            #100;
45
46
            S=0;
47
            R=0;
            #100;
48
49
50
                    //set
            S=1;
51
            R=0;
52
        end
53
        always@*
                                         //This is the clock control
54
    module
55
            for(i=0;i<20;i=i+1) begin
            #50;
56
57
            C<=~C;
            end
58
59
    endmodule
```

Design D Latch with Enable Signal

- Implement with RS Latch in schematic
- Encapsulate symbol after verification

RS_EN S Q Q C R Qn Qn


Simulation Code for D Latch with Enable Signal

```
`timescale 1ns / 1ps
 1
 2
 3
    module D_EN_D_EN_sch_tb();
 4
 5
    // Inputs
 6
   reg C;
 7
    reg D;
8
9
    // Output
10
    wire Q;
11
    wire Qn;
12
    // Bidirs
13
14
    // Instantiate the UUT
15
16
    D_EN UUT (
17
             .Q(Q),
             .Qn(Qn),
18
19
             .C(C),
             .D(D)
20
21
    );
    // Initialize Inputs
22
23
        integer i=0;
         initial begin
24
25
             C = 0;
26
             D = 0;
27
             #40;
28
             D=1;
29
             #50;
30
             D=0;
31
32
             #50;
33
             D=1;
34
             #50;
35
             D=0;
36
             #50;
37
             D=1;
38
39
         end
40
         always@*
41
             for(i=0;i<20;i=i+1) begin
42
             #50;
43
             C<=~C;
44
             end
45
    endmodule
```

Task2: Trig

RS Master-Slave Flip-Flop

• Implement with RS Latch




Simulation Code for RS Master-Slave Flip-Flop

```
`timescale 1ns / 1ps
 1
 2
 3
    module RS_Trig_RS_Trig_sch_tb();
    // Inputs
   reg S;
    reg C;
8
    reg R;
9
10
    // Output
11
    wire Y;
12
    wire Q;
    wire Qn;
13
14
    // Bidirs
15
16
    // Instantiate the UUT
17
    RS_Trig UUT (
18
19
             .Y(Y),
20
             .S(S),
21
             .C(C),
22
             .R(R),
23
             .Q(Q),
24
             .Qn(Qn)
25
    );
26
    // Initialize Inputs
27
        integer i=0;
        initial begin
28
29
             C=0;
30
             S=0;
31
             R=0;
32
             #50;
33
34
             #5;
35
             S=1;
```

```
36
37
            #80;
38
            S=0;
39
            #100;
40
41
            R=1;
42
            #100;
43
44
            R=0;
45
46
            #100;
47
            S=1;
48
49
            #20;
50
            S=0;
51
52
            #5;
53
            R=1;
54
            #20;
55
56
            R=0;
57
58
            #55;
59
            S=1;
60
            #20;
61
62
            S=0;
63
64
            #120;
            S=1;
65
66
            R=1;
67
68
            #100;
69
            S=0;
            R=0;
70
71
72
        end
73
        always@*
74
            for(i=0;i<30;i=i+1) begin
75
            #50;
76
            C<=~C;
77
            end
78
79
    endmodule
```

D Master-Slave Flip-Flop

• Implement with **D Latch** and **RS Latch**.




Simulation Code for D Master-Slave Flip-Flop

```
1
     `timescale 1ns / 1ps
 2
 3
    module D_Trig_D_Trig_sch_tb();
 4
 5
    // Inputs
    reg D;
 7
    reg C;
9
    // Output
10
    wire Q;
    wire Qn;
11
12
13
    // Bidirs
14
15
    // Instantiate the UUT
    D_Trig UUT (
16
17
             .D(D),
18
             .C(C),
19
             Q(Q),
20
             .Qn(Qn)
21
    );
    // Initialize Inputs
22
23
        integer i=0;
24
        initial begin
25
26
             D = 0;
             C = 0;
27
28
29
             #25;
30
             D=1;
31
             #50;
32
33
             D=0;
34
35
             #50;
36
             D=1;
37
             #200;
38
39
             D=0;
40
        end
41
42
        always@*
             for(i=0;i<30;i=i+1) begin
43
44
             #50;
45
             C<=~C;
46
             end
```

Maintain Block D Flip-Flop

• Add asynchronous input Rn & Sn



Simulation Code for Maintain Block D Flip-Flop

```
1
    `timescale 1ns / 1ps
 2
 3
    module MB_DFF_MB_DFF_sch_tb();
 5
    // Inputs
 6
   reg Cp;
 7
    reg Sn;
8
    reg D;
9
    reg Rn;
10
    // Output
11
12
    wire Qn;
13
    wire Q;
14
    // Bidirs
15
16
17
    // Instantiate the UUT
18
    MB_DFF UUT (
19
             .Cp(Cp),
20
             .Qn(Qn),
21
             .Q(Q),
22
             .Sn(Sn),
23
             .D(D),
24
             .Rn(Rn)
25
    );
    // Initialize Inputs
26
27
        integer i=0;
28
        initial begin
29
             Cp = 0;
30
             Rn = 0;
31
             sn = 1;
32
             D = 1;
33
```

```
#25;
34
35
             D=0;
36
             #50;
37
             D=1;
38
39
             #100;
40
             Rn=1;
41
42
             #50;
43
             Sn=0;
44
45
            #50;
46
            Sn=1;
47
48
             #50;
49
             D=0;
50
51
            #50;
52
            D=1;
53
54
55
        end
56
        always@*
57
            for(i=0;i<30;i=i+1) begin
58
             #50;
59
            Cp <= \sim Cp;
60
             end
61 endmodule
```

Physical Test for all Triggers

First Design the clock division module with pulse input.


```
`timescale 1ns / 1ps
 2
    module clkdiv(
 3
        input clk,
4
        input rst,
5
        input pulse,
6
        input Sel_CLK,
7
        output reg [31:0] clkdiv,
8
        output reg CK
9
        );
10
11
        always @ (posedge clk or posedge rst) begin
12
            if (rst) clkdiv <= 0;</pre>
             else clkdiv <= clkdiv + 1'b1;</pre>
13
14
         end
15
16
         always @* begin
17
            CK <= (Sel_CLK)? pulse : clkdiv[26];</pre>
18
         end
19
20
    endmodule
```

Then we add some dependencies to the project and construct the top module:

```
`timescale 1ns / 1ps
 2
    module Top_Trig(
 3
        input clk_100mhz,
 4
        input RSTN,
 5
        input [3:0] K_COL,
 6
        output [4:0] K_ROW,
 7
        input [15:0] SW,
 8
9
        output LEDCLK,
10
        output LEDDT,
11
        output LEDCLR,
12
        output LEDEN,
13
        output [7:0] LED
14
     );
15
16
        wire [31:0] Div, PD;
        wire [15:0] SW_OK;
17
        wire [3:0] BTN_OK, pulse_out;
18
19
        wire rst, CK;
20
21
        assign clk = clk_100mhz;
22
        RS_Trig M1(
23
             .R(SW_OK[1]),
24
             .S(SW_OK[0]),
25
            .Y(PD[2]),
26
            .Q(PD[0]),
27
             .Qn(PD[1]),
28
             .C(CK)
29
   );
30
31
        D_Trig M2(
32
             .D(SW_OK[3]),
33
             .Q(PD[3]),
34
             .Qn(PD[4]),
35
            .C(CK)
36
   );
37
38
        MB_DFF M3(
39
             .Sn(SW_OK[5]),
40
             .Rn(SW_OK[6]),
41
             .D(SW_OK[4]),
42
             .Q(PD[5]),
43
             .Qn(PD[6]),
44
             .Cp(CK)
45
    );
46
47
        SAnti_jitter U8(
48
             .clk(clk),
49
             .RSTN(RSTN),
50
             .readn(),
51
             .Key_y(K_COL),
             . Key_x(K_ROW),
52
53
             .SW(SW),
54
             .Key_out(),
55
             .Key_ready(),
56
             .pulse_out(),
57
             .BTN_OK(BTN_OK),
```

```
58
             .SW_OK(SW_OK),
59
             .CR(),
60
             .rst(rst)
        );
61
62
        clkdiv U9(
63
64
             .clk(clk),
65
            .rst(rst),
66
            .Sel_{CLK(SW_OK[2])},
67
            .pulse(BTN_OK[0]),
            .clkdiv(Div),
68
69
             .CK(CK)
70
        );
71
72
        SPLIO U7(
73
            .clk(clk),
74
             .rst(rst),
75
            .Start(Div[20]),
76
            .EN(1'b1),
77
             .P_Data(PD),
78
            .LED(),
79
            .led_clk(LEDCLK),
80
            .led_sout(LEDDT),
81
            .led_clrn(LEDCLR),
82
             .LED_PEN(LEDEN),
83
             .GPIOf0()
84
        );
85
86
   // PLIO U71(
87
   //
            .clk(clk),
88
   //
            .rst(rst),
89
    //
            .EN(1'b1),
90
   //
            .PData_in(PD),
91
   //
            .LED(LED),
92
   //
            .GPIOf0()
93
   // );
94
95
    endmodule
```

The corresponding schematic is presented following:



And also the UCF constraints file:


```
NET "clk_100mhz"
                                         IOSTANDARD=LVCMOS18;
                        LOC=AC18
                                    1
 2
    NET "clk_100mhz"
                        TNM_NET=TM_CLK;
    TIMESPEC TS_CLK_100M = PERIOD "TM_CLK" 10 ns HIGH 50%;
 3
 4
 5
    NET "RSTN" LOC=W13 |
                            IOSTANDARD=LVCMOS18;
 6
 7
    NET "K_ROW[0]"
                    LOC=V17
                                 IOSTANDARD=LVCMOS18;
 8
    NET "K_ROW[1]"
                    LOC=W18
                                 IOSTANDARD=LVCMOS18;
 9
    NET "K_ROW[2]"
                    LOC=W19
                                 IOSTANDARD=LVCMOS18;
10
    NET "K_ROW[3]"
                    LOC=W15
                                 IOSTANDARD=LVCMOS18;
    NET "K_ROW[4]"
11
                    LOC=W16
                                 IOSTANDARD=LVCMOS18;
12
13
    NET "K_COL[0]"
                    LOC=V18
                                 IOSTANDARD=LVCMOS18;
14
    NET "K_COL[1]"
                    LOC=V19
                                 IOSTANDARD=LVCMOS18;
    NET "K_COL[2]"
                    LOC=V14
15
                                 IOSTANDARD=LVCMOS18;
    NET "K_COL[3]"
16
                    LOC=W14
                                 IOSTANDARD=LVCMOS18;
17
    NET "LEDCLK"
                    LOC=N26
18
                                 IOSTANDARD=LVCMOS33;
19
    NET "LEDCLR"
                    LOC=N24
                                 IOSTANDARD=LVCMOS33;
    NET "LEDDT" LOC=M26 |
20
                            IOSTANDARD=LVCMOS33;
    NET "LEDEN" LOC=P18 |
21
                             IOSTANDARD=LVCMOS33;
22
23
    NET "SW[0]" LOC=AA10
                                 IOSTANDARD=LVCMOS15;
24
    NET "SW[1]" LOC=AB10
                                 IOSTANDARD=LVCMOS15;
    NET "SW[2]" LOC=AA13
25
                                 IOSTANDARD=LVCMOS15;
    NET "SW[3]" LOC=AA12
26
                                 IOSTANDARD=LVCMOS15;
27
    NET "SW[4]" LOC=Y13 |
                             IOSTANDARD=LVCMOS15;
    NET "SW[5]" LOC=Y12 |
28
                             IOSTANDARD=LVCMOS15;
29
    NET "SW[6]" LOC=AD11
                                 IOSTANDARD=LVCMOS15;
    NET "SW[7]" LOC=AD10
30
                                 IOSTANDARD=LVCMOS15;
    NET "SW[8]" LOC=AE10
31
                                 IOSTANDARD=LVCMOS15;
    NET "SW[9]" LOC=AE12
32
                                 IOSTANDARD=LVCMOS15;
    NET "SW[10]"
33
                    LOC=AF12
                                     IOSTANDARD=LVCMOS15;
34
    NET "SW[11]"
                    LOC=AE8
                                 IOSTANDARD=LVCMOS15;
35
    NET "SW[12]"
                    LOC=AF8
                                 IOSTANDARD=LVCMOS15;
```

```
36 NET "SW[13]" LOC=AE13 | IOSTANDARD=LVCMOS15;
37 NET "SW[14]" LOC=AF13 | IOSTANDARD=LVCMOS15;
38 NET "SW[15]" LOC=AF10 | IOSTANDARD=LVCMOS15;
```

5. Experiment Results and Analyses

Task1: Locker


RS Latch



It's much interesting that when we set **both Rn and Sn to 0** which is not allowed, the output is always **Q=Qn=1**.


I think it is somehow a special phenomenon of **ISE14.7**, because my friend from SJTU told me that his simulation test is **XX** on his **vivado** software. Perhaps the simulation software just ignored the signal conflicts and output certain value.

RS Latch with Enable Signal




This time I met with the same situation with RS Latch simulation. That Q=Qn=1 when R=S=1 which is not allowed.

D Latch



Task2: Trigger

RS Master-Slave Flip-Flop



In this simulation I examines the flip phenomenon, which has been marked by red color in the picture.

It happens when S is set 1 at sampling time and then 0 during the sampling intervals, which causes Y be 1 during the output intervals. That's exactly what drives us to more advanced triggers.


			R-S Slave Flip	-Flop			
Functionality	S	R	C single step	Υ	Q	Qn	Note
Set 1	1	0	0	1	0	1	
Set 1	1	U	1→0	0	1	0	
Hold	0	0	0	0	1	0	
Hold	U	U	1→0	0	1	0	
Reset 0	0	1	0	0	1	0	
Reset 0	U	1	1→0	1	0	1	
Hold	0	0 0	0	1	0	1	
поіа	U	U	1→0	1	0	1	
Undefined	1	1	0	1	0	1	
ondenned	1	1	1→0	1	0	1	No chang
11-1-1	0	0	0	1	0	1	
Hold	U	U	1→0	1	0	1	

				R-S Slave Flip	o-Flop			
Fund	tionality	S	R	C single step	Υ	Q	Qn	Note
	Set 1	1	0	1→0	0	1	0	
Single	Sampling RS	0	0	1	0	1	0	
sampling	R=pulse	0	1	1	1	1	0	
	Hold	0	0	1→0	1	0	1	
	Reset 0	0	1	1→0	1	0	1	
Single sampling	Sampling RS	0	0	1	1	0	1	
	S=pulse	1	0	1	0	0	1	
	Hold	0	0	1→0	0	1	0	




This is the the phenomenon where pulse occurs during the sampling.

D Master-Slave Flip-Flop



D Slave Flip-Flop								
D C Q Qn								
0	0	Maintain Previous						
1	U	Va	lue					
0	1→0	1	0					
1	1→0	0	1					


Maintain Block D Flip-Flop



When Rn !=1 and Sn!=0, D input is maintained block. When Rn=Sn=1 and C is 0->1, then D input is accepted.

Maintain Block D Trigger								
Sn	Rn	D	С	Q	Qn			
0	1	Χ	Χ	1	0			
1	0	Χ	Χ	0	1			
1	1	↑	0	1	0			
1	1	1	1	0	1			

However, the following situation is also not allowed by standard that Rn=Sn=0, where Q=Qn=1.



6. Discussion and Conclusion

Thinking Questions

- Can we simulate on unknown state of trigger? Why?
 - No we can't. The output state should be unable to predict. Yet the simulation result seems so perfect that each time the result is Q=Qn=1, which is kind of weird.
- Can we do physical test on unknown state of trigger? Why?

- Yes we can. Yet the results are unable to predict. And the result is that nothing changes, which is also reasonable by theory.
- Describe what caused single sampling and its influence.
 - When a sample pulse has finished its first change and then changes again
 within single sampling interval, master trigger will accepted the first sample
 and thus rejecting the following signal. This will cause problem when using
 triggers.
- What is the difference when the state is changed between **D Master-Slave Flip-Flop** and **Maintain Block D Flip-Flop**?
 - The output signal will be changed anytime within C=1 in D Master-Slave Flip-Flop. Yet that in Maintain Block D Flip-Flop can only be changed when meeting a rising edge of C signal
- Describe how the above difference will influence the real usage of the triggers.
 - There will be higher probability that receive single sample pulse when using common RS Master-Slave Flip-Flop. If we use this kind of trigger in high frequency circuit, some problems will be thus caused.

Feeling

This experiment consumes us little more than just finishing each module sequentially. But I met with much complication when doing analyses. Even I have to consult to my classmate in SJTU. Much confusion caused by the weird phenomenon when input prohibited data.