(21) Explain the organization of Von Neumann computer with schematic digram.

AI) The Von Neumann architecture is a foundational model for modern computers, conceptualized by mathematician John von Neumann in 1945. It defines a System where the computer's hardware and softwage components are integrated into a Structure, allowing Stored programs to be executed sequentially. The key components of the architecture age:

1) Centrul Processing Unit (CPU)

· Control Unit (cu): Directs the operations of the computer by interpreting instructions from memory and issuing control signals to execute them

· Agrithmetic Logic Unit (ALU): Perfogens withmetic and logical operations

· Registers: Small, fast storage locations in the CPU used to hold data and instructions temporarily.


2) Memory Unit (RAM)

. Stopes both data and instructions. In the Von Neumonn auchitecture, memory is unified meoning that some memory stores both program code and data it operates on.

3) Input /Output Devices

· Input devices (like Keywoods, mouse etc)
provide data to the computer,

· Output devices (like monitors, pointers etc) display on send processed sata to the usen.



Q2) Represent +68 and -68 signed number in 18 & 2/2 Complement form

A2) +68

Binary

-68

010001002

For 1's complement +68 >0

- 1/8 complement - 010001009

Fog 2's complement

-0 1000100g

For 1's complement -68<0 Reverse the o's with 1's -101110112 F-091 28 18+1 =10111011+1 - 10111100

O3) Determine the decimal value of 1101010, if they are in (i) sign-magnitude form (ii) 2/8 complement form, and (iii) 1/8 complement form. A3) i) Sign-magnitude form In Sign-magnitude fix MSB represents the sign (o for positive & I for regultive) :- 1101010 will represent -42 11) 2/8 Complement form Stepi: 11 0 1010 (Take the full binary rumber) Step2:0010101(1/8 complement) Stop3: 0010101 (2'8 complement) 5-83, 0010110 Final, -22 in Daimal iii) 1/8 complement form Step1: 1101010 (Take full binary number) step2: 0010101(\$1/8 Complement) SiFinal, -21 in Decimal

Dy) Considering a 2's complement-based 8 bit processor, perform the following assithmetic operations. Also, check the existence of overflow in such operation

a) (-100) + (15)

1) Represent -100 in 2/8 complement

8 inary for 100:01100100

2/8 of -100

1/8 + 1 = 10011011+1

2) Represent 15 in 2/8 Complement
Binary: 00001111
2/8: 00001111
-85 fits the 8-bit storge
Here no overflow

b) (-32) + (-97)

1) Represent -32 in 2/8 complement

Binusy: 00 | 00800

2/8 of -32

1/8+1 = 00100000 | 11011111+1

= 11100000

2) Represent - 97 in 2/8 complement

De la companya della companya della companya de la companya della companya della

10011100. + 00001111 101000111 MSB (negative) Takes 2'8 complexed of gresult 1'8:01010100 2'8:01010100 +1 Orimal-85 Result: -95

11100000
+ 10011111

Opiscard J
Overflow Decimal: 127

In Itality -32+(-97)
Should equal - 129
but this Cen't be
Suppresented in 8 bit
2'8 complement
1-120 the onerflow

O5) Express 85.125 as a floating point number using I EEE double precision
A5) Step1: Convert number into binary

2 185 0.125 × 2 = 0.2500 0 0.250×2 = 0.500

0.500×2= 1.0 85.125, = 1010101.0012

Step 2: Normalize the binary Number 85. 125,0= 1.010101×26

Step3: Add 1023 to the Exponent and find its binary Enponent = 6+1029 = 1029 = 100000001012

Step 4: Assemble (Final Repsessation

0 10000000101 01010100 supto 52 bits Sign Emporet Montissa


(26) Find out the floating point number from the following representation A6) Sign: 0 Exponent: 100000112 \_ 13/2 Montissa: 00 111 00000000000000000 Steb 2: Calculate the exponent Decimal of 10000011 is 1310 This is excess 127 form To get actual: 131-127=410 Step 3: Construct Mantissa Step4: Value=1.001112 × 24 1.001110=1+23+24=5 -140.125 to .0625 +0.03125 I 1-21 875 10 Steps: Multiply with Exponent

1-21875 × 24 = 19.510

07) In an withmetic logic unit, two half subtractor. Show the connections between half Subtractors. Also, determine the required Boolean logic for outputs FOR Half Subtractor, Touth Table D=AB+AB=ADP FOR Full Subtractor Using Two Half Subtractors
Second HS 1) Figust Half Subtractor Inputs: A&B Output: DI = ADBA. 2) Second Half Subtractor Inputs: D, & Bin Output: D= P, BBin = (ADB) ABin B=D,-Bim (ADB) Bin Bfinal = B,+B2=(A.B)+((A\overline{A}B),Bin)

8) Explain how control input M gresults a 4-bit birary adder / Substructor with Suitable lagic diagram B3 A3 B2 12 B1 A1 B0 FO

A8)



Let Consider, two inputs

A: A, A, A, A3

B: B, B, B, B,

M is the control line that has value either own


If M=1, then Bo(xOR)M=Bo

The formula would be AFBO+Cin which now liquals the 2's complement substruction of two numbers AXB

This shows on M=1 2/8 complement substruction occurs

If M=0, then Bo(xOR)M= Bo This is A+B which is simple addition h sweed we

This shows on M=0 binary addition occurs



69) Implement the following Boolean function with a Suitable multiplexer

F(xy,z)= Z(0,2,5,7) A1) F(4/1/2) has 3 variables

: 8:1MUX will be used D, F(x,y,z)=Z(0,2,5,7) XXX

Select lines will be x/y/Z Do=1,D1=0, P2=1,D3=0,D4=0,D5=1, P6=0, D7=1

F(x,y,z) = xyz+xyz+xyz+xyz  $= \chi(yz'+yz) + xyz + xyz$  Q10) petermine the minimum number of bits needed to represent -32 in 2/8 complement suppresentation A10) The m-bit two/s complement, scorge is given by as -(2<sup>m-1</sup>) to (2<sup>m-1</sup>)

from -32

n=6
-2<sup>5</sup> to (2<sup>5</sup>-1)
-32 to 31

The minimum number of bits to subsect -32

=>6 bits