

# Computer Architecture Experiment



# Topics

- 0、 Basic Knowledge
- 1、 Warm up
- 2、 simple 5-stage of pipeline CPU Design
- 3、 Pipelined CPU with stall
- 4、 Pipelined CPU with forwarding
- 5、 Pipelined CPU resolving control hazard and support execution 31 MIPS Instructions

# Outline

- Experiment Purpose
- Experiment Task
- Basic Principle
- Operating Procedures
- Precaution

# Experiment Purpose

- Understand the principles of Pipelined CPU Bypass Unit
- Master the method of Pipelined Pipeline Forwarding Detection and Pipeline Forwards.
- Master the Condition In Which Pipeline Forwards.
- Master the Condition In Which Bypass Unit doesn't Work and the Pipeline stalls.
- master methods of program verification of Pipelined CPU with forwarding


# Experiment Task

- Design the **Bypass Unit** of Datapath of 5-stages Pipelined CPU
- **Modify** the CPU Controller
  - Conditions **in Which Pipeline Forwards.**
  - Conditions **in Which Pipeline Stalls.**
- **Verify the Pipeline CPU with program** and observe the execution of program


# Data Hazard Stalls

- Minimizing Data Hazard Stalls by Forwarding: In most cases, the problem can be resolved by forwarding, also called bypassing, short-circuiting.
- Data Hazards Requiring Stalls: In some cases, data hazards can not be handled by bypassing.

# Instruction Demo




# Data Hazard Causes Stalls





# Pipeline Forward to Avoid the Data hazard




# Setup forwarding path

- Adding forwarding path for your pipelined CPU implemented in Lab3.
- Notes:
  - The graph on the following page is only for your reference. You can implement the forwarding paths in other way, say in the EXE stage. (Draw the graph in your lab report.)
  - You need to set up ALL the “forwarding paths” not only those go to “input ports” of ALU, but also go to “data input port” of Data Memory, or “branch equal judger unit” in your pipeline.
  - You still need the “stall” signal and the “interlock” unit to insert stalls in some cases.

Why


- Move the Forwarding path to ID stage
- Move the forwarding control logic to ID stage

The entire pipelined MIPS processor (one delay slot)




# Condition in Which Bypass Unit doesn't work


time



# Pipeline Stalls



# Pipeline stalls at ID Stage



# Pipelined CPU Top Module

- module top (input wire CCLK, BTN3, BTN2, input wire [3:0]SW, output wire LED, LCDE, LCDRS, LCDRW, output wire [3:0]LCDDAT);
- assign pc [31:0] = if\_npc[31:0];
- if\_stage x\_if\_stage(BTN3, rst, pc, mem\_pc, mem\_branch, id\_wpcir, ...
- IF\_ins\_type, IF\_ins\_number, ID\_ins\_type, ID\_ins\_number);
- id\_stage x\_id\_stage(BTN3, rst, if\_inst, if\_pc4, wb\_destR, ...,
- EX\_ins\_type, EX\_ins\_number, id\_FWA, id\_FWB);
- 
- ex\_stage x\_ex\_stage(BTN3, id\_imm, id\_inA, id\_inB, id\_wreg, ..
- id\_FWA, id\_FWB, mem\_aluR, wb\_dest, ... , MEM\_ins\_number);
- 
- mem\_stage x\_mem\_stage(BTN3, ex\_destR, ex\_inB, ex\_aluR, ...
- mem\_aluR, ... , WB\_ins\_type, WB\_ins\_number);
- 
- wb\_stage x\_wb\_stage(BTN3, mem\_destR, mem\_aluR, ...
- wb\_dest, ..., OUT\_ins\_type, OUT\_ins\_number);

# Observation Info

## ■ Input

- West Button: Step execute
- South Button: Reset
- 4 Slide Button: Register Index

## ■ Output

- 0-7 Character of First line: Instruction Code
- 8 of First line : Space
- 9-10 of First line : Clock Count
- 11 of First line : Space
- 12-15 of First line : Register Content
- stage name: 1-"f", 2-"d", 3-"e", 4-"m", 5-"w"



# Test code

- You can use the same test code for Lab3.
- Test code can be downloaded in the material directory on coursewebsite.

■ Thanks!