

PSoC® Creator™ Project Datasheet for Sensor-PSoC

Creation Time: 05/26/2016 20:42:04

User: DESKTOP-20DNHB0\Jeppe Stærk

Project: Sensor-PSoC

Tool: PSoC Creator 3.3 CP2

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



Copyright

Copyright © 2016 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	1
2 Pins	3
2.1 Hardware Pins	4
2.2 Hardware Ports	6
2.3 Software Pins.	8
3 System Settings	10
3.1 System Configuration	10
3.2 System Debug Settings	10
3.3 System Operating Conditions	
4 Clocks	11
4.1 System Clocks	
4.2 Local and Design Wide Clocks	12
5 Interrupts	
5.1 Interrupts	14
6 Flash Memory	15
7 Design Contents	
7.1 Schematic Sheet: Page 1	16
8 Components	17
8.1 Component type: SCB_P4 [v3.10]	17
8.1.1 Instance I2CS	17
8.1.2 Instance LumenCom.	30
8.2 Component type: SW_Tx_UART [v1.50]	44
8.2.1 Instance DEBUG.	44
8.3 Component type: TCPWM_P4 [v2.10]	
8.3.1 Instance BluePWM	45
8.3.2 Instance GreenPWM	
8.3.3 Instance RedPWM	
8.4 Component type: Timer [v2.70]	
8.4.1 Instance DistTimer.	
8.4.2 Instance MetronomeTimer.	
9 Other Resources.	



1 Overview

The Cypress PSoC 4 is a family of 32-bit devices with the following characteristics:

- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals such as PWM, UART, SPI and I2C
- Analog subsystem that includes 12-bit SAR ADC, comparators, op amps, CapSense, LCD drive and more
- Several types of memory elements, including SRAM and flash
- Programming and debug system through Serial Wire Debug (SWD)
- High-performance 32-bit ARM Cortex-M0 core with a nested vectored interrupt controller (NVIC)
- · Flexible routing to all pins

Figure 1 shows the major components of a typical <u>PSoC 4200</u> family member PSoC 4 device. For details on all the systems listed above, please refer to the <u>PSoC 4 Technical Reference Manual</u>.




Figure 1. PSoC 4200 Device Family Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C4245AXI-483
Package Name	44-TQFP
Architecture	PSoC 4
Family	PSoC 4200
CPU speed (MHz)	48
Flash size (kBytes)	32
SRAM size (kBytes)	4
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celcius)	-40 to 85

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Resource Type	Used	Free	Мах	% Used
Digital Clocks	2	2	4	50.00 %
Interrupts	4	28	32	12.50 %
10	15	21	36	41.67 %
Segment LCD	0	1	1	0.00 %
CapSense	0	1	1	0.00 %
Die Temp	0	1	1	0.00 %
Serial Communication (SCB)	2	0	2	100.00 %
Timer/Counter/PWM	3	1	4	75.00 %
UDB				
Macrocells	12	20	32	37.50 %
Unique P-terms	21	43	64	32.81 %
Total P-terms	21			
Datapath Cells	3	1	4	75.00 %
Status Cells	2	2	4	50.00 %
Statusl Registers	2			
Control Cells	1	3	4	25.00 %
Control Registers	1			
Comparator/Opamp	0	2	2	0.00 %
LP Comparator	0	2	2	0.00 %
SAR ADC	0	1	1	0.00 %
DAC				
7-bit IDAC	0	1	1	0.00 %
8-bit IDAC	0	1	1	0.00 %



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	Drive Mode
1	VSS	VSS	Power	
2	P2[0]	DistEcho	Dgtl In	HiZ digital
3	P2[1]	DistTrigger	Software	Strong drive
			Output	_
4	P2[2]	DistReset	Dgtl In	Res pull
				down
5	P2[3]	PIR_Trig	Software	HiZ digital
			Input	
6	P2[4]	RedPin	Dgtl Out	Strong drive
7	P2[5]	GreenPin	Dgtl Out	Strong drive
8	P2[6]	GPIO [unused]		
9	P2[7]	GPIO [unused]		
11	P3[0]	\LumenCom:scl\	Dgtl In	OD, DL
12	P3[1]	\LumenCom:sda\	Dgtl In	OD, DL
13	P3[2]	Debug:SWD_IO	Reserved	
14	P3[3]	Debug:SWD_CK	Reserved	
15	P3[4]	GPIO [unused]		
16	P3[5]	GPIO [unused]		
17	P3[6]	GPIO [unused]		
18	P3[7]	GPIO [unused]		
19	VDDD	VDDD	Power	
20	P4[0]	\I2CS:scl\	Dgtl In	OD, DL
21	P4[1]	\I2CS:sda\	Dgtl In	OD, DL
22	P4[2]	GPIO [unused]		
23	P4[3]	GPIO [unused]		
24	P0[0]	BluePin	Dgtl Out	Strong drive
25	P0[1]	DistInterruptPin	Software Output	Strong drive
26	P0[2]	GPIO [unused]	Output	
27	P0[3]	GPIO [unused]		
28	P0[4]	GPIO [unused]		
29	P0[5]	GPIO [unused]		
30	P0[6]	GPIO [unused]		
31	P0[7]	GPIO [unused]		
32	XRES	XRES	Dedicated	
33	VCCD	VCCD	Power	
34	VDDD	VDDD	Power	
35	VDDA	VDDA	Power	
36	VSSA	VSSA	Power	
37	P1[0]	GPIO [unused]		
38	P1[1]	\DEBUG:tx\	Software	Strong drive
	1.1		Output	
39	P1[2]	GPIO [unused]	· ·	
40	P1[3]	GPIO [unused]		
41	P1[4]	GPIO [unused]		
41				



Pin	Port	Name	Type	Drive Mode
43	P1[6]	GPIO [unused]		
44	P1[7]/VREF	GPIO [unused]		

Abbreviations used in Table 3 have the following meanings:

- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- Res pull down = Resistive pull down
- Dgtl Out = Digital Output
- OD, DL = Open drain, drives low



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	Drive Mode
P0[0]	24	BluePin	Dgtl Out	Strong drive
P0[1]	25	DistInterruptPin	Software	Strong drive
			Output	
P0[2]	26	GPIO [unused]		
P0[3]	27	GPIO [unused]		
P0[4]	28	GPIO [unused]		
P0[5]	29	GPIO [unused]		
P0[6]	30	GPIO [unused]		
P0[7]	31	GPIO [unused]		
P1[0]	37	GPIO [unused]		
P1[1]	38	\DEBUG:tx\	Software	Strong drive
			Output	
P1[2]	39	GPIO [unused]		
P1[3]	40	GPIO [unused]		
P1[4]	41	GPIO [unused]		
P1[5]	42	GPIO [unused]		
P1[6]	43	GPIO [unused]		
P1[7]/VREF	44	GPIO [unused]		
P2[0]	2	DistEcho	Dgtl In	HiZ digital
P2[1]	3	DistTrigger	Software	Strong drive
			Output	
P2[2]	4	DistReset	Dgtl In	Res pull
			0.6	down
P2[3]	5	PIR_Trig	Software	HiZ digital
DOLAL		D. JD:	Input	04
P2[4]	6	RedPin	Dgtl Out	Strong drive
P2[5]	7	GreenPin	Dgtl Out	Strong drive
P2[6]	8	GPIO [unused]		
P2[7]	9	GPIO [unused]	5 "	00.01
P3[0]	11	\LumenCom:scl\	Dgtl In	OD, DL
P3[1]	12	\LumenCom:sda\	Dgtl In	OD, DL
P3[2]	13	Debug:SWD_IO	Reserved	
P3[3]	14	Debug:SWD_CK	Reserved	
P3[4]	15	GPIO [unused]		
P3[5]	16	GPIO [unused]		
P3[6]	17	GPIO [unused]		
P3[7]	18	GPIO [unused]	5	05 -:
P4[0]	20	\l2CS:scl\ Dgtl In		OD, DL
P4[1]	21	\I2CS:sda\	Dgtl In	OD, DL
P4[2]	22	GPIO [unused]		
P4[3]	23	GPIO [unused]		

Abbreviations used in Table 4 have the following meanings:

- Dgtl Out = Digital Output
- Dgtl In = Digital Input
- HiZ digital = High impedance digital



- Res pull down = Resistive pull down
- OD, DL = Open drain, drives low



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type
\DEBUG:tx\	P1[1]	Software
		Output
\I2CS:scl\	P4[0]	Dgtl In
\I2CS:sda\	P4[1]	Dgtl In
\LumenCom:scl\	P3[0]	Dgtl In
\LumenCom:sda\	P3[1]	Dgtl In
BluePin	P0[0]	Dgtl Out
Debug:SWD_CK	P3[3]	Reserved
Debug:SWD_IO	P3[2]	Reserved
DistEcho	P2[0]	Dgtl In
DistInterruptPin	P0[1]	Software
		Output
DistReset	P2[2]	Dgtl In
DistTrigger	P2[1]	Software
		Output
GPIO [unused]	P1[5]	
GPIO [unused]	P0[4]	
GPIO [unused]	P1[6]	
GPIO [unused]	P0[3]	
GPIO [unused]	P0[5]	
GPIO [unused]	P1[0]	
GPIO [unused]	P1[3]	
GPIO [unused]	P1[2]	
GPIO [unused]	P0[6]	
GPIO [unused]	P0[7]	
GPIO [unused]	P1[4]	
GPIO [unused]	P0[2]	
GPIO [unused]	P4[2]	
GPIO [unused]	P3[5]	
GPIO [unused]	P2[6]	
GPIO [unused]	P2[7]	
GPIO [unused]	P3[4]	
GPIO [unused]	P4[3]	
GPIO [unused]	P1[7]/VREF	
GPIO [unused]	P3[6]	
GPIO [unused]	P3[7]	
GreenPin	P2[5]	Dgtl Out
PIR_Trig	P2[3]	Software
		Input
RedPin	P2[4]	Dgtl Out

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:



- Pins chapter in the <u>System Reference Guide</u>
 CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0400
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Chip Protection	Open
Debug Select	SWD (serial wire debug)

3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
Variable VDDA	True
VDDA (V)	3.3
VDDD (V)	3.3





4 Clocks

The clock system includes these clock resources:

- Two internal clock sources:
 - o 3 to 48 MHz Internal Main Oscillator (IMO) ±2% at 3 MHz
 - o 32 kHz Internal Low Speed Oscillator (ILO) output
- HFCLK can be generated using an external signal from EXTCLK pin
- Twelve clock dividers, each with 16-bit divide capability:
 - o Eight can be used for fixed-function blocks
 - o Four can be used for the UDBs

Figure 3. System Clock Configuration







12

4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
DPLL_Sel	NONE	IMO	24 MHz	24 MHz	±2	True	True
SYSCLK	NONE	HFCLK	? MHz	24 MHz	±2	True	True
Direct_Sel	NONE	IMO	24 MHz	24 MHz	±2	True	True
PLL1_Sel	NONE	IMO	24 MHz	24 MHz	±2	True	True
PLL0_Sel	NONE	IMO	24 MHz	24 MHz	±2	True	True
HFCLK	NONE	Direct_Sel	24 MHz	24 MHz	±2	True	True
IMO	NONE		24 MHz	24 MHz	±2	True	True
LFCLK	NONE	ILO	? MHz	32 kHz	±60	True	True
ILO	NONE		32 kHz	32 kHz	±60	True	True
Timer2 (WDT2)	NONE	LFCLK	? MHz	? MHz	±0	False	False
EXTCLK	NONE		24 MHz	? MHz	±0	False	False
DigSig3	NONE		? MHz	? MHz	±0	False	False
DigSig2	NONE		? MHz	? MHz	±0	False	False
DigSig4	NONE		? MHz	? MHz	±0	False	False
DigSig1	NONE		? MHz	? MHz	±0	False	False
Timer1 (WDT1)	NONE	LFCLK	? MHz	? MHz	±0	False	False
Timer0 (WDT0)	NONE	LFCLK	? MHz	? MHz	±0	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks



Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at	Enabled
			•	•	, ,	Reset	
I2CS_SCBCLK	FIXED FUNCT- ION	HFCLK	1.55 MHz	1.6 MHz	±2	True	True
LumenCom SCBCLK	FIXED FUNCT- ION	HFCLK	1.55 MHz	1.6 MHz	±2	True	True
timer_clock	DIGITAL, FIXED FUNCT- ION	HFCLK	1 MHz	1 MHz	±2	True	True
metronome_clock	DIGITAL	HFCLK	200 Hz	200 Hz	±2	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 4 Technical Reference Manual
- Clocking System Chapter in the PSOC 4 Technical
 Clocking chapter in the System Reference Guide
 CySysClkImo API routines
 CySysClkIllo API routines
 CySysClkWrite API routines



5 Interrupts

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Priority	Vector
I2CS_SCB_IRQ	1	10
LumenCom_SCB_IRQ	2	11
DistTimerInt	3	0
MetronomeISR	3	2

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 4 Technical Reference Manual
- Interrupts chapter in the System Reference Guide

 O Cylnt API routines and related registers
- Datasheet for cy_isr component



6 Flash Memory

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x7FFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 128 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 4 Technical Reference Manual</u>
- Flash and EEPROM chapter in the **System Reference Guide**
 - CySysFlash API routines




7 Design Contents

This design's schematic content consists of the following schematic sheet:

7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance BluePWM (type: TCPWM_P4_v2_10)
- Instance <u>DEBUG</u> (type: SW_Tx_UART_v1_50)
- Instance <u>DistTimer</u> (type: Timer_v2_70)
- Instance <u>GreenPWM</u> (type: TCPWM_P4_v2_10)
- Instance I2CS (type: SCB_P4_v3_10)
- Instance <u>LumenCom</u> (type: SCB_P4_v3_10)
- Instance MetronomeTimer (type: Timer_v2_70)
- Instance <u>RedPWM</u> (type: TCPWM_P4_v2_10)



8 Components

8.1 Component type: SCB_P4 [v3.10]

8.1.1 Instance I2CS

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v3.10]
Datasheet: online component datasheet for SCB_P4

Table 13. Component Parameters for I2CS

Parameter Name	Value	Description
Ezl2cBusVoltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
		Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries.
		Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).



Parameter Name	Value	Description
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address
		(MSB ignored).
		Only applicable when EZI2C clock stretching option is set.
Ezl2cSlewRate	Fast	When the SCB mode is EZI2C,
LZIZCOIEWINALE	i asi	this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than 400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C,
		this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the master: 8bits – maximum buffer
		size is 256 bytes, 16 bits –
		maximum buffer size is 65535
		bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C,
		this parameter enables wakeup
		from Deep Sleep on I2C
10.4	£.1	address match event.
I2cAcceptAddress	false	When the SCB mode is I2C, this parameter specifies whether to
		accept the match slave address
		in RX FIFO or not. All slave
		matched addresses are ACKed.
		The user has to register the
		callback function to handle
		accepted addresses. This
		feature has to be used when more than one address support
		is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this
		parameter specifies whether to
		accept the general call address.
		The general call address is
		ACKed when accepted and
		NAKed otherwise. The user has
		to register the callback function to handle the general call
		address.
I2cBusVoltage	3.3	When the SCB mode is I2C, this
		parameter specifies the voltage
		applied to the pull-up resistors
		on the I2C bus.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
		4 TOU IVI/FOOL 4200 IVI devices.



Parameter Name	Value	Description
Parameter Name I2cByteModeEnable I2cClockFromTerm	false false	Description When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock
I2cDataRate	100	outside the component. When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	false	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	16	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).



Davamatan Nama	Value	Description PER
Parameter Name	Value	Description
I2cSlaveAddressMask	254	When the SCB mode is I2C, this
		parameter specifies the I2C
		Slave address mask.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the I2C slave address.
I2cSlewRate	Fast	When the SCB mode is I2C, this
		parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
I2cWakeEnable	false	When the SCB mode is I2C, this
ZOVIGNOLITADIO	laise	parameter enables wakeup from
		Deep Sleep on an I2C address
		match event.
ScbMisoSdaTxEnable	true	This parameter defines the
SchiviisoSua i XEIIable	liue	
		availability of the spi_miso_i2c
0.114	100	sda_uart_tx pin.
ScbMode	I2C	This parameter defines the
		mode of operation for the SCB
		component.
ScbMosiSclRxEnable	true	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx pin.
ScbRxWakeIrqEnable	false	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
		availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
0000001110010	laise	availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
OCOCS TETIADIC	laise	availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
SCDSSZETIADIE	laise	
0.10.0511.	6.1.	availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
O IDID		availability of the ss3 pin.
SpiBitRate	1000	When the SCB mode is SPI,
		this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
		order as: MSB first or LSB first.
		



Parameter Name	Value	Description
SpiByteModeEnable	false	When the SCB mode is SPI, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits
		FIFO data element. The FIFO depth is 16 entries. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
SpiClockFromTerm	false	When the SCB mode is SPI, this parameter provides a clock terminal to connect a clock outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI, this parameter specifies the SCLK generation by the master as: gated or free running (continuous). Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
SpiInterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component.
SpilntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source. SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the shifter register are emptied. Only applicable for SPI Master mode.
SpiIntrRxFuII	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.



Parameter Name	Value	Description
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source. SCB.INTR RX.OVERFLOW
		trigger condition: attempt to
		write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI,
		this parameter enables the SCB.INTR RX.TRIGGER
		interrupt source.
		SCB.INTR_RX.TRIGGER
		trigger condition: remains active until RX FIFO has more entries
		than the value specified by
		SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the
		SCB.INTR RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW trigger condition: attempt to
		read from an empty RX FIFO.
SpiIntrSlaveBusError	false	When the SCB mode is SPI,
		this parameter enables the SCB.INTR_SLAVE.BUS
		ERROR interrupt source.
		SCB.INTR_SLAVE.BUS
		ERROR trigger condition: slave select line is deselected at an
		unexpected time in the SPI
		transfer.
		Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt source.
		SCB.INTR_TX.EMPTY trigger
Co-thata-Table4Fault	falsa	condition: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the
		SCB.INTR_TX.NOT_FULL
		interrupt source.
		SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not
		full. There is at least one entry
		to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the
		SCB.INTR_TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW trigger condition: attempt to
		write to a full TX FIFO.
		1



Parameter Name	Value	Description
SpilntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.



Parameter Name	Value	Description
SpiRxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
		RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL	When the SCB mode is SPI,
	= 0	this parameter defines the serial
		clock phase (CPHA) and
		polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 0.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 1.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiSs2Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 2.
		Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
CniCo2Dolovity	A ativa Law	
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active
		polarity of slave select 3.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiSubMode	Motorola	When the SCB mode is SPI,
Optoublificue	IVIOLOI OIA	this parameter defines the sub
		mode of the SPI as: Motorola,
		TI(Start Coincides), TI(Start
		Precedes), or National
		Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI,
- Sp and or Soparation	Continuous	this parameter defines the type
		of SPI transfers separation as:
		continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size
		of the TX buffer.
	1	or and the bollon.



Parameter Name	Value	Description
SpiTxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR
		TX.TRIGGER interrupt event or
On TM also Free LL.	f.1	TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI,
		this parameter enables wakeup
		from Deep Sleep on slave select event.
LlandDr. da Marala Erradula	false	
UartByteModeEnable	false	When the SCB mode is UART,
		this parameter specifies the number of bits per FIFO data
		element.
		The byte mode – false: a 16 bits
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8 bits
		FIFO data element. The FIFO
		depth is 16 entries.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
UartCtsEnable	false	When the SCB mode is UART,
		this parameter enables the cts
		input.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of an input cts signal.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
	445000	4100 M/PSoC 4200 M devices.
UartDataRate	115200	When the SCB mode is UART,
		this parameter specifies the
		Baud rate in bps (up to 1000 kbps); the actual rate may differ
		based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal
		parameter is enabled.
		paramotor io oriabioa.



Parameter Name	Value	Description
UartDirection	TX + RX	When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error event.
UartInterruptMode	None	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source. SCB.INTR_RX.PARITY ERROR trigger condition: parity error in received data frame.



Parameter Name	Value	Description
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER
		trigger condition: remains active until RX FIFO has more entries than the value specified by UartRxTriggerLevel.
UartIntrRxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
UartIntrTxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source. SCB.INTR_TX.UART_DONE trigger condition: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied.



Parameter Name	Value	Description
Parameter Name UartIntrTxUartLostArb UartIntrTxUartNack	false false	Description When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_ARBLOST interrupt source. SCB.INTR_TX.UART_ARBLOST trigger condition: UART lost arbitration, the value driven on the TX line is not the same as the value observed on the RX line. This event is useful when the transmitter and the receiver share a TX/RX line. Only applicable for UART SmartCard mode. When the SCB mode is UART,
		this parameter enables the SCB.INTR_TX.UART_NACK interrupt source. SCB.INTR_TX.UART_NACK trigger condition: UART transmitter received a negative acknowledgement. Only applicable for UART SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART, this parameter enables the low power receiver option. Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART, this parameter inverts the incoming RX line signal. Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART, this parameter applies a digital 3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART, this parameter enables the UART multi-processor mode. Only applicable for UART Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to put the matched UART address into RX FIFO. Only applicable for UART multiprocessor mode.



Parameter Name	Value	Description
UartMpRxAddress	2	When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multiprocessor mode.
UartMpRxAddressMask	255	When the SCB mode is UART, this parameter defines the address mask in multiprocessor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multiprocessor mode.
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.



Parameter Name	Value	Description
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input
		trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartRxTriggerLevel	7	When the SCB mode is UART, this parameter defines the number of entries in the RX FIFO to trigger control the SCB.INTR_RX.TRIGGER interrupt event or RX DMA trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART, this parameter enables the wakeup from Deep Sleep on start bit event. The actual wakeup source is RX GPIO. The skip start UART feature allows it to continue receiving bytes.

8.1.2 Instance LumenCom

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v3.10]

Datasheet: online component datasheet for SCB_P4



Parameter Name	Value	Description
Ezl2cBusVoltage	3.3	When the SCB mode is EZI2C,
3		this parameter specifies the
		voltage applied to the pull-up
		resistors on the I2C bus.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C,
		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16 bits
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8 bits
		FIFO data element. The FIFO
		depth is 16 entries.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C,
LZIZCOIOCKI TOTTITETTI	laise	this parameter provides a clock
		terminal to connect a clock
		outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C,
LZIZOGIOOKOTI OTOTIITIG	lido	this parameter specifies
		whether the SCL is stretched
		while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C,
EE120Batartato	100	this parameter defines EZI2C
		Data rate in kbps. The standard
		data rates are: 100, 400 and
		1000 kbps.
EzI2cNumberOfAddresses	1	When the SCB mode is EZI2C,
		this parameter defines the
		number of I2C slave addresses
		that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		primary 7-bits slave address
		(MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address
		(MSB ignored).
		Only applicable when EZI2C
		clock stretching option is set.



Parameter Name	Value	Description
Ezl2cSlewRate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
Ezl2cSubAddressSize	8	pins are GPIO_OVT capable.
EZIZCSUDAGGIESSSIZE	0	When the SCB mode is EZI2C, this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer
		size is 256 bytes, 16 bits –
		maximum buffer size is 65535
		bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C,
		this parameter enables wakeup
		from Deep Sleep on I2C
		address match event.
I2cAcceptAddress	false	When the SCB mode is I2C, this
		parameter specifies whether to
		accept the match slave address
		in RX FIFO or not. All slave
		matched addresses are ACKed.
		The user has to register the callback function to handle
		accepted addresses. This
		feature has to be used when
		more than one address support
		is required.
I2cAcceptGeneralCall	false	When the SCB mode is I2C, this
,		parameter specifies whether to
		accept the general call address.
		The general call address is
		ACKed when accepted and
		NAKed otherwise. The user has
		to register the callback function
		to handle the general call
10.70	0.5	address.
I2cBusVoltage	3.3	When the SCB mode is I2C, this
		parameter specifies the voltage
		applied to the pull-up resistors
		on the I2C bus. Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
	1	7 100 W/1 000 7200 W devices.



Parameter Name	Value	Description
I2cByteModeEnable	false	When the SCB mode is I2C, this
		parameter specifies the number
		of bits per FIFO data element.
		The byte mode – false: a 16 bits
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8 bits
		FIFO data element. The FIFO
		depth is 16 entries.
		Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
I2cClockFromTerm	false	When the SCB mode is I2C, this
120010010 TOTAL OTTAL	laioo	parameter provides a clock
		terminal to connect a clock
		outside the component.
I2cDataRate	100	When the SCB mode is I2C, this
		parameter specifies the data
		rate in kbps. The standard data
		rates are: 100, 400 and 1000
		kbps.
I2cExternIntrHandler	false	When the SCB mode is I2C, this
		parameter specifies whether the I2C interrupt handler is
		configured in SCB_I2CInit().
		This parameter is intended to be
		used by the PM/SM bus
		component. The modification
		parameter default value causes
		I2C mode failures.
I2cManualOversampleControl	false	When the SCB mode is I2C, this
		parameter specifies the method
		of calculating the oversampling
IO MA . I	N4 4	as manual or automatic.
I2cMode	Master	When the SCB mode is I2C, this
		parameter defines the I2C operation mode as: Slave,
		Master, Multi-Master or Multi-
		Master-Slave.
I2cOvsFactor	16	When the SCB mode is I2C, this
		parameter defines the
		oversampling factor of
		SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this
		parameter defines the high
		oversampling factor of
		SCBCLK.
		Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this
1200 V31 dolo1E0VV		parameter defines the low
		oversampling factor of
		SCBCLK.
		Only applicable for I2C Master
		modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this
		parameter specifies the I2C 7-
		bits slave address (MSB
		ignored).



Damamatan Nama	Value	Description
Parameter Name I2cSlaveAddressMask	Value 254	Description When the SCR mode is 12C, this
12COIAVEMUUIESSIVIASK	204	When the SCB mode is I2C, this parameter specifies the I2C
		Slave address mask.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the I2C slave address.
I2cSlewRate	Slow	When the SCB mode is I2C, this
		parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
10-14/-1	falsa	pins are GPIO_OVT capable.
I2cWakeEnable	false	When the SCB mode is I2C, this
		parameter enables wakeup from
		Deep Sleep on an I2C address match event.
CahMiaa Cda Ty/Frahla		
ScbMisoSdaTxEnable	true	This parameter defines the
		availability of the spi_miso_i2c
ScbMode	120	sda_uart_tx pin.
Schwode	I2C	This parameter defines the
		mode of operation for the SCB component.
ScbMosiSclRxEnable	truo	This parameter defines the
Schiviosisciexenable	true	availability of the spi_mosi_i2c
		scl uart rx pin.
ScbRxWakeIrqEnable	false	This parameter defines the
ScottxwakeliqLilable	laise	availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
OCDOCINETIABLE	laise	availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the
SCDSSOLITABLE	laise	availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
SCDOSTETIADIE	laise	availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
SCDSSZETIADIE	laise	availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
SCNOSSEIIANIE	iaise	availability of the ss3 pin.
SpiRitRate	1000	When the SCB mode is SPI,
SpiBitRate	1000	this parameter specifies the Bit
		rate in kbps (up to 8000 kbps);
		the actual rate may differ based
		on available clock frequency
		and component settings. This
		parameter has no effect if the
		Clock from terminal parameter
		is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
'		this parameter defines the bit
		order as: MSB first or LSB first.
L		



Parameter Name	Value	Description
SpiByteModeEnable	false	When the SCB mode is SPI,
		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16 bits
		FIFO data element. The FIFO
		depth is 8 entries. The byte mode – true: an 8 bits
		FIFO data element. The FIFO
		depth is 16 entries.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiClockFromTerm	false	When the SCB mode is SPI,
		this parameter provides a clock
		terminal to connect a clock
0.15		outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
		this parameter specifies the SCLK generation by the master
		as: gated or free running
		(continuous).
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiInterruptMode	None	When the SCB mode is SPI,
		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_M. SPI_DONE
		interrupt source.
		SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and
		the TX FIFO and the shifter
		register are emptied.
		Only applicable for SPI Master
		mode.
SpiIntrRxFull	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		SOURCE.
		SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI,
орина опостиру	laise	this parameter enables the
		SCB.INTR_RX.NOT_EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY
		trigger condition: RX FIFO is not
		empty. There is at least one
		entry to get data from.



Parameter Name	Value	Description
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
SpiIntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
SpilntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO.



Parameter Name	Value	Description
SpilntrTxTrigger SpilntrTxLIndorflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. When the SCB mode is SPI,
SpiIntrTxUnderflow		this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI, this parameter removes the MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI, this parameter removes the MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI, this parameter removes the SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.



Parameter Name	Value	Description
SpiRxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
		RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL	When the SCB mode is SPI,
	= 0	this parameter defines the serial
		clock phase (CPHA) and
		polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 0.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 1.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiSs2Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 2.
		Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
CniCo2Dolovity	A ativa Law	
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active
		polarity of slave select 3.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
SpiSubMode	Motorola	When the SCB mode is SPI,
Optoublificue	IVIOLOI OIA	this parameter defines the sub
		mode of the SPI as: Motorola,
		TI(Start Coincides), TI(Start
		Precedes), or National
		Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI,
- Sp and or Soparation	Continuous	this parameter defines the type
		of SPI transfers separation as:
		continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size
		of the TX buffer.
	1	or and the bollon.



Parameter Name	Value	Description
SpiTxOutputEnable	false	When the SCB mode is SPI,
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
0 7 7		have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI,
		this parameter defines the number of entries in the TX
		FIFO to control the SCB.INTR -
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI,
OpivvakoEnabio	laise	this parameter enables wakeup
		from Deep Sleep on slave
		select event.
UartByteModeEnable	false	When the SCB mode is UART,
,		this parameter specifies the
		number of bits per FIFO data
		element.
		The byte mode – false: a 16 bits
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8 bits
		FIFO data element. The FIFO
		depth is 16 entries. Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
UartClockFromTerm	false	When the SCB mode is UART,
	15.155	this parameter provides a clock
		terminal to connect a clock
		outside the component.
UartCtsEnable	false	When the SCB mode is UART,
		this parameter enables the cts
		input.
		Only applicable for PSoC 4100
		BLE/PSoC 4200 BLE/PSoC
11 101 5 1 11		4100 M/PSoC 4200 M devices.
UartCtsPolarity	Active Low	When the SCB mode is UART,
		this parameter specifies active
		polarity of an input cts signal.
		Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC
		4100 M/PSoC 4200 M devices.
UartDataRate	115200	When the SCB mode is UART,
Car Data Nato	110200	this parameter specifies the
		Baud rate in bps (up to 1000
		kbps); the actual rate may differ
		based on available clock
		frequency and component
		settings. This parameter has no
		effect if the Clock from terminal
		parameter is enabled.



Parameter Name	Value	Description
UartDirection	TX + RX	When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error event.
UartInterruptMode	None	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAMEERROR trigger condition: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source. SCB.INTR_RX.PARITY ERROR trigger condition: parity error in received data frame.



Parameter Name	Value	Description
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the
		SCB.INTR_RX.TRIGGER
		interrupt source. SCB.INTR RX.TRIGGER
		trigger condition: remains active
		until RX FIFO has more entries
		than the value specified by
UartIntrRxUnderflow	false	UartRxTriggerLevel. When the SCB mode is UART,
	13.123	this parameter enables the SCB.INTR RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW
		trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt source.
		SCB.INTR_TX.EMPTY trigger
		condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.NOT FULL
		interrupt source.
		SCB.INTR_TX.NOT_FULL
		trigger condition: TX FIFO is not full. There is at least one entry
		to put data.
UartIntrTxOverflow	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW
		trigger condition: attempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.TRIGGER
		interrupt source.
		SCB.INTR_TX.TRIGGER
		trigger condition: remains active until TX FIFO has fewer entries
		than the value specified by
		UartTxTriggerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR_TX.UART_DONE
		interrupt source.
		SCB.INTR_TX.UART_DONE
		trigger condition: all data are sent in to TX FIFO and the
		transmit FIFO and the shifter
		register are emptied.



Parameter Name	Value	Description
Parameter Name UartIntrTxUartLostArb UartIntrTxUartNack	false false	Description When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_ARBLOST interrupt source. SCB.INTR_TX.UART_ARBLOST trigger condition: UART lost arbitration, the value driven on the TX line is not the same as the value observed on the RX line. This event is useful when the transmitter and the receiver share a TX/RX line. Only applicable for UART SmartCard mode. When the SCB mode is UART,
		this parameter enables the SCB.INTR_TX.UART_NACK interrupt source. SCB.INTR_TX.UART_NACK trigger condition: UART transmitter received a negative acknowledgement. Only applicable for UART SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART, this parameter enables the low power receiver option. Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART, this parameter inverts the incoming RX line signal. Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART, this parameter applies a digital 3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART, this parameter enables the UART multi-processor mode. Only applicable for UART Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to put the matched UART address into RX FIFO. Only applicable for UART multiprocessor mode.



Parameter Name	Value	Description
UartMpRxAddress	2	When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multiprocessor mode.
UartMpRxAddressMask	255	When the SCB mode is UART, this parameter defines the address mask in multiprocessor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multiprocessor mode.
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.



Parameter Name	Value	Description
UartRxOutputEnable	false	When the SCB mode is UART,
	12.12.2	this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartRxTriggerLevel	7	When the SCB mode is UART,
		this parameter defines the
		number of entries in the RX
		FIFO to trigger control the
		SCB.INTR_RX.TRIGGER
		interrupt event or RX DMA
LlowtCracCoundDotracCraNtools	folos	trigger output.
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART
		SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART,
		this parameter defines the sub
		mode of UART as: Standard,
		SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART,
		this parameter defines the size
		of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART,
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only applicable for devices which
		have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART.
Cartixinggoreever		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR -
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART,
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.

8.2 Component type: SW_Tx_UART [v1.50]

8.2.1 Instance DEBUG

Description: Software Transmit UART

Instance type: SW_Tx_UART [v1.50]
Datasheet: online component datasheet for SW_Tx_UART



Table 15. Component Parameters for DEBUG

Parameter Name	Value	Description
BaudRate	9600	This parameter specifies the
		baud rate of the component in
		bps.
PinAssignmentMethod	Static	This parameter specifies the
		method by which the
		component's output pin is
		assigned. Static indicates that
		the component will contain a
		buried pin that will be assigned
		in the cydwr file. Dynamic
		requires that the pin be
		specified via the StartEx() API.

8.3 Component type: TCPWM_P4 [v2.10]

8.3.1 Instance BluePWM

Description: 16-bit Timer Counter PWM (TCPWM)
Instance type: TCPWM_P4 [v2.10]
Datasheet: online component datasheet for TCPWM_P4

Table 16. Component Parameters for BluePWM

Parameter Name	Value	Description
PWMCompare	0	The initial value for the comparison register when in the PWM mode
PWMCompareBuf	65535	The initial value for the second comparison register when in the PWM mode
PWMCompareSwap	Disable swap	Determines whether the PWM swap check box is enabled or disabled
PWMCountMode	Level	Determines whether the PWM counter counts at level detection or in various modes of edge detection
PWMCountPresent	false	Determines if the PWM count signal is present and controls the visibility of the count pin
PWMDeadTimeCycle	0	Sets the number of cycles of dead time insertion
PWMInterruptMask	None	The mask used for enabling the interrupt bit in the PWM mode
PWMKillEvent	Asynchronous	Selects whether a PWM kill event is synchronous or asynchronous to the input clock
PWMLinenSignal	Direct Output	Selects whether the PWM line_n signal is inverted or is directly output
PWMLineSignal	Direct Output	Selects whether the PWM line signal is inverted or is directly output

Sensor-PSoC Datasheet 05/26/2016 20:42 45



Parameter Name	Value	Description
PWMMode	PWM	Selects one of the three PWM modes - PWM, PWM with dead time insertion, or Pseudo random PWM
PWMPeriod	255	The initial value for the period register when in the PWM mode
PWMPeriodBuf	65535	The initial value for the second period register when in the PWM mode
PWMPeriodSwap	Disable swap	Enables swap between the PWM period and period_buf registers
PWMPrescaler	2	Defines the prescaler used to divide the TCPWM clock to create the counter clock
PWMReloadMode	Rising edge	Determines whether the PWM reload signal is accepted at level detection or in various modes of edge detection
PWMReloadPresent	false	Determines whether the PWM reload signal is present and controls its pin visibility
PWMRunMode	Continuous	Selects between continuous and one shot run mode for the PWM
PWMSetAlign	Left align	Selects the alignment of the PWM waveform to be either left, right, center or asymmetrically aligned
PWMStartMode	Rising edge	Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection
PWMStartPresent	false	Determines whether the PWM start signal is present and controls its pin visibility
PWMStopEvent	Don't stop on Kill	Selects whether to kill the PWM on a stop signal or not
PWMStopMode	Rising edge	Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection
PWMStopPresent	false	Determines whether the PWM stop signal is present and controls its pin visibility
PWMSwitchMode	Rising edge	Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection
PWMSwitchPresent	false	Determines whether the PWM switch signal is present and controls its pin visibility
QuadEncodingModes	x1 Encoding mode	Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode



Parameter Name	Value	Description
QuadIndexMode	Rising edge	Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection
QuadIndexPresent	false	Determines whether the Quadrature Decoder index signal is present and controls its pin visibility
QuadInterruptMask	Terminal count mask	The mask used to configure which Quadrature Decoder event causes an interrupt
QuadPhiAMode	Level	Determines whether the Quadrature Decoder PhiA signal is accepted at level detection or in various modes of edge detection
QuadPhiBMode	Level	Determines whether the Quadrature Decoder PhiB signal is accepted at level detection or in various modes of edge detection
QuadStopMode	Rising edge	Determines whether the Quadrature Decoder stop signal is accepted at level detection or in various modes of edge detection
QuadStopPresent	false	Determines whether the Quadrature Decoder stop signal is present and controls its pin visibility
TCCaptureMode	Rising edge	Determines whether the Timer/Counter capture signal is accepted at level detection or in various modes of edge detection
TCCapturePresent	false	Determines whether the Timer/Counter capture signal is present and controls its pin visibility
TCCompare	65535	The initial value for the comparison register when in the Timer/Counter mode
TCCompareBuf	65535	The initial value for the second comparison register when in the Timer/Counter mode
TCCompareSwap	Disable swap	Determines whether the Timer/Counter swap check box is enabled or disabled
TCCompCapMode	Capture Mode	Selects whether the Timer/Counter capture or the compare mode is enabled
TCCountingModes	Counts up	Selects the count direction of the counter
TCCountMode	Level	Determines whether the Timer/Counter count signal is accepted at a level detect or at various modes of edge detection
	05/00/0040 00:40	



Parameter Name	Value	Description
TCCountPresent	false	Determines whether the Timer/Counter count signal is present and controls its pin visibility
TCInterruptMask	Terminal count mask	The mask used to determine which Timer/Counter event causes an interrupt
TCPeriod	65535	The initial value for the Timer/Counter period register
TCPrescaler	0	Selects the prescaler value to apply to the Timer/Counter clock
TCPWMCapturePresent	false	Determines whether the Unconfigured capture signal is present and controls its pin visibility
TCPWMConfig	PWM	Selects the TCPWM mode - Unconfigured, Timer/Counter, PWM, or Quadrature Decoder
TCPWMCountPresent	false	Determines whether the Unconfigured count signal is present and controls its pin visibility
TCPWMReloadPresent	false	Determines whether the Unconfigured reload signal is present and controls its pin visibility
TCPWMStartPresent	false	Determines whether the Unconfigured start signal is present and controls its pin visibility
TCPWMStopPresent	false	Determines whether the Unconfigured stop signal is present and controls its pin visibility
TCReloadMode	Rising edge	Determines whether the Timer/Counter reload signal is accepted at level detection or in various modes of edge detection
TCReloadPresent	false	Determines whether the Timer/Counter reload signal is present and controls its pin visibility
TCRunMode	Continuous	Selects whether the counter runs continuously or one shot
TCStartMode	Rising edge	Determines whether the start signal is accepted at level detection or in various modes of edge detection
TCStartPresent	false	Determines whether the Timer/Counter start signal is present and controls its pin visibility



Parameter Name	Value	Description
TCStopMode	Rising edge	Determines whether the Timer/Counter stop signal is
		accepted at level detection or in various modes of edge detection
TCStopPresent	false	Determines whether the Timer/Counter stop signal is present and controls its pin visibility

8.3.2 Instance GreenPWM

Description: 16-bit Timer Counter PWM (TCPWM)
Instance type: TCPWM_P4 [v2.10]
Datasheet: online component datasheet for TCPWM_P4

Table 17. Component Parameters for GreenPWM

Parameter Name	Value	Description
PWMCompare	0	The initial value for the comparison register when in the PWM mode
PWMCompareBuf	65535	The initial value for the second comparison register when in the PWM mode
PWMCompareSwap	Disable swap	Determines whether the PWM swap check box is enabled or disabled
PWMCountMode	Level	Determines whether the PWM counter counts at level detection or in various modes of edge detection
PWMCountPresent	false	Determines if the PWM count signal is present and controls the visibility of the count pin
PWMDeadTimeCycle	0	Sets the number of cycles of dead time insertion
PWMInterruptMask	None	The mask used for enabling the interrupt bit in the PWM mode
PWMKillEvent	Asynchronous	Selects whether a PWM kill event is synchronous or asynchronous to the input clock
PWMLinenSignal	Direct Output	Selects whether the PWM line_n signal is inverted or is directly output
PWMLineSignal	Direct Output	Selects whether the PWM line signal is inverted or is directly output
PWMMode	PWM	Selects one of the three PWM modes - PWM, PWM with dead time insertion, or Pseudo random PWM
PWMPeriod	255	The initial value for the period register when in the PWM mode
PWMPeriodBuf	65535	The initial value for the second period register when in the PWM mode



PWMPeriodSwap Disable swap Enables swap between the PWM period and period, but registers	Parameter Name	Value	Description
PWMPrescaler 2 Defines the prescaler used to divide the TCPWM clock to create the counter clock PWMReloadMode Rising edge Determines whether the PWM reload signal is accepted at level detection or in various modes of edge detection PWMReloadPresent False Determines whether the PWM reload signal is present and controls its pin visibility PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStartPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopEvent Don't stop on Kill PWMStopPresent False Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent False Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent False Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls to pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls to pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls to pin visibility PWMSwitchPresent False Determines whether the PWM switch Swidaruse Decoder index sign	PWMPeriodSwap	Disable swap	Enables swap between the
PWMReloadMode PWMReloadMode Rising edge Rising edge Determines whether the PWM reload signal is accepted at level detection or in various modes of edge detection PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge PWMStartMode Rising edge PWMStartPresent False Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False PWMStartPresent False Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopEvent Don't stop on Kill PWMStop Signal or not PWMStop Signal is accepted at level detection or in various modes of edge detection PWMStop Signal is present and controls its pin visibility PWMStop Fresent False Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStop Fresent False Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch Sudardure Decoder index signal is accepted at level detection or in various mode			
PWMReloadMode Rising edge PWMReloadMode Rising edge PWMReloadMode Rising edge Determines whether the PWM reload signal is accepted at level detection or in various modes of edge detection PWMReloadPresent False Determines whether the PWM reload signal is present and controls its pin visibility PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM waveform to be either left, right, center or asymmetrically aligned PWM StartMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStopEvent Don't stop on Kill Selects the alignment of the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill Selects whether to kill the PWM start signal is accepted at level detection or in various modes of edge detection PWMStopPresent False Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and co	DIAMAD		-
PWMReloadMode Rising edge PWMReloadMode Rising edge Determines whether the PWM reload signal is accepted at level detection or in various modes of edge detection PWMReloadPresent false Determines whether the PWM reload signal is present and controls its pin visibility PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM and one shot run mode for the PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent false Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStopEvent Don't stop on Kill PWMStopEvent Don't stop on Kill PWMStopEvent False Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStop signal or not PWMStopPresent False Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStop signal is present and controls its pin visibility PWMStop signal is present and controls its pin visibility PWMStop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch signal is present and controls its pin visibility PWMSwitch Signal is acce	PVVMPrescaler	2	
PWMReloadMode Rising edge Rising edge Determines whether the PWM reload signal is accepted at level detection or in various modes of edge detection PWMReloadPresent False Determines whether the PWM reload signal is present and controls its pin visibility PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM waveform to be either left, right, center or asymmetrically aligned PWM StartMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopMode Rising edge Determines whether to kill the PWM on a stop signal or not on a stop signal or not on the PWM stop signal is accepted at level detection or in various modes of edge detection Rising edge PWMStopPresent False Determines whether the PWM stop signal is present and controls its pin visibility PWMStopPresent False Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is			
reload signal is accepted at level detection or in various modes of edge detection PWMReloadPresent false Determines whether the PWM reload signal is present and controls its pin visibility PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM sator run mode for the PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge PWMStartIMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent false Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill Selects whether to kill the PVM on a stop signal or not PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes x1 Encoding mode Rising edge Determines whether the PWM switch signal is present and controls its pin visibility Cuadarature decoder modes - x1, x2, or x4 encoding mode Rising edge Determines whether the Quadrature decoder modes - x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection PWMSwitchImage accepted at level detection or in various modes of edge detection Rising edge PWMSwitch edge accepted at level detection or in various modes of edge detection PWMSwitch edge accepted at level detection or in vario	PWMReloadMode	Rising edge	
level defection or in various modes of edge detection	Trim tologamous	r nomig dage	
PWMReloadPresent false Determines whether the PWM reload signal is present and controls its pin visibility PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM per			
PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM setAlign Left align PWMSetAlign Left align PWMStartMode Rising edge PWMStartMode Rising edge PWMStartPresent False Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStopEvent Don't stop on Kill PWMStopPresent False PWMStopPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStopPresent PWMStopPresent Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStopPresent PWMStopPresent Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMStopPresent False Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility			modes of edge detection
PWMRunMode Continuous Selects between continuous and one shot run mode for the PWM PWMSetAlign Left align Selects the alignment of the PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge PWMStartino or in various modes of edge detection or in various its pin visibility of the properties whether the PWM switch signal is present and controls its pin visibility of the properties whether the PWM signal is accepted at level detection or in various modes of edge detection or in vari	PWMReloadPresent	false	
PWMRunMode Continuous and one shot run mode for the PWM PWMSetAlign Left align Selects the alignment of the PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent false Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill Selects whether to kill the PWM start signal is present and controls its pin visibility PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes x1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the PWM signal is present and controls its pin visibility QuadIndexPresent f			
PWMSetAlign Left align Selects the alignment of the PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge PWMStartInes whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill Selects whether to kill the PWM on a stop signal or not PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode QuadIndexMode Rising edge Determines whether the PWM switch signal is present and controls its pin visibility Determines whether the PWM switch signal is present and controls its pin visibility GuadIndexMode Rising edge Determines whether the PWM switch signal is present and controls its pin visibility or in various modes of edge detection or in various modes of ed	DWARD ALL	2 "	
PWMStartInde PWMStopEvent PWMStopEvent PWMStopMode PRising edge Pubermines whether the PWM Population of the permitten of the permitte	PWMRunMode	Continuous	
PWMSetAlign Left align PWM waveform to be either left, right, center or asymmetrically aligned PWMStartMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopMode Rising edge PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent False PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is accepted at level detection or in various mode of edge detection QuadIndexPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Fal			
PWM startMode PWMStartMode Rising edge PWMStartIMode Rising edge PWMStartIMode Rising edge PWMStartIPresent PWMStartIPresent PWMStartIPresent PWMStopEvent PWMStopEvent PWMStopMode Rising edge PWMStopPresent PWMSwitchMode Rising edge Petermines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent PRISING edge Petermines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PRISING edge Petermines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent PETERDATE PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PETERDATE PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PWMSwitchPresent PETERDATE PWMSwitchPresent PWMSwitchP	PW/MSetAlian	Left align	
PWMStartMode Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent Don't stop on Kill PWMStopEvent PWMStopMode Rising edge Rising edge Determines whether the PWM stop signal or not PWMStopPresent False Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Rising edge Determines whether the Quadrature decoder modes – X1, X2, or X4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is present and controls its pin visibility PWMSwitch Signal is	1 WWOCKAIIGH	Lon angri	
PWMStartMode Rising edge Rising edge Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection PWMStartPresent False Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopMode Rising edge Determines whether the PWM stop signal or not PWMStopPresent False Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMSwitchMode Rising edge Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode QuadIndexMode Rising edge Determines whether the PWM switch signal is present and controls its pin visibility PUMSWitchPresent False Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSWitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSWitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSWitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSWitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSWitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSWitchPresent False			·
start signal is accepted at level detection or in various modes of edge detection PWMStartPresent false Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopMode Rising edge Determines whether to kill the PWM on a stop signal or not PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode QuadIndexMode Rising edge Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the Quadrature decoder modes — x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility			
PWMStartPresent false Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopMode Rising edge Determines whether the PWM stop signal or not PWMStopPresent false Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent false Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadIndexPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility Terminal count mask Terminal count mask Terminal count mask The mask used to configure which Quadrature Decoder	PWMStartMode	Rising edge	Determines whether the PWM
PWMStartPresent false Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill PWMStopMode Rising edge Rising edge Determines whether to kill the PWM on a stop signal or not Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode QuadIndexMode Rising edge Determines whether the Quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility PWMSwitchPresent False PWMSwitchPresent False F			
PWMStartPresent false Determines whether the PWM start signal is present and controls its pin visibility PWMStopEvent Don't stop on Kill Selects whether to kill the PWM on a stop signal or not PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes x1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various mode of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
PWMStopEvent Don't stop on Kill Selects whether to kill the PWM on a stop signal or not PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes x1 Encoding mode QuadIndexMode Rising edge Determines whether the Quadrature decoder modes – x1, x2, or x4 encoding mode Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	DVA/AACA and Direct and a	fala	3
PWMStopEvent Don't stop on Kill Selects whether to kill the PWM on a stop signal or not PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection or in various its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes x1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge det	PVVMStartPresent	faise	
PWMStopEvent Don't stop on Kill Selects whether to kill the PWM on a stop signal or not PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes x1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent False Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	PWMStopEvent	Don't stop on Kill	
PWMStopMode Rising edge Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection PWMStopPresent False Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent False Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Rising edge Determines whether the Quadrature decoder modes — x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent False Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	· · · · · · · · · · · · · · · · · · ·		
Determines whether the PWM stop signal is present and controls its pin visibility	PWMStopMode	Rising edge	Determines whether the PWM
PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
PWMStopPresent false Determines whether the PWM stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
Stop signal is present and controls its pin visibility PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	DVA/AACA oo Dura oo oo a	fala	3
PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	PvviviStopPresent	laise	
PWMSwitchMode Rising edge Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes x1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
switch signal is accepted at level detection or in various modes of edge detection PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	PWMSwitchMode	Rising edge	
Ievel detection or in various modes of edge detection		9 :9 :	
PWMSwitchPresent false Determines whether the PWM switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
Switch signal is present and controls its pin visibility QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
QuadEncodingModes X1 Encoding mode Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	PWMSwitchPresent	false	
QuadEncodingModesx1 Encoding modeSelects one of the three quadrature decoder modes – x1, x2, or x4 encoding modeQuadIndexModeRising edgeDetermines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detectionQuadIndexPresentfalseDetermines whether the Quadrature Decoder index signal is present and controls its pin visibilityQuadInterruptMaskTerminal count maskThe mask used to configure which Quadrature Decoder			
quadrature decoder modes – x1, x2, or x4 encoding mode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	OuadEncodingModes	v1 Encoding mode	
QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	Quadeficodifigiviodes	X1 Elicoding mode	
QuadIndexMode Rising edge Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			·
Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	QuadIndexMode	Rising edge	· ·
QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
QuadIndexPresent false Determines whether the Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
Quadrature Decoder index signal is present and controls its pin visibility QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder	Out a district of the second	£.1	
QuadInterruptMask Terminal count mask signal is present and controls its pin visibility Terminal count mask The mask used to configure which Quadrature Decoder	QuadindexPresent	false	
QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
QuadInterruptMask Terminal count mask The mask used to configure which Quadrature Decoder			
which Quadrature Decoder	QuadInterruptMask	Terminal count mask	
event causes an interrupt	·		
			event causes an interrupt



Parameter Name	Value	Description
QuadPhiAMode	Level	Determines whether the Quadrature Decoder PhiA signal is accepted at level detection or in various modes of edge detection
QuadPhiBMode	Level	Determines whether the Quadrature Decoder PhiB signal is accepted at level detection or in various modes of edge detection
QuadStopMode	Rising edge	Determines whether the Quadrature Decoder stop signal is accepted at level detection or in various modes of edge detection
QuadStopPresent	false	Determines whether the Quadrature Decoder stop signal is present and controls its pin visibility
TCCaptureMode	Rising edge	Determines whether the Timer/Counter capture signal is accepted at level detection or in various modes of edge detection
TCCapturePresent	false	Determines whether the Timer/Counter capture signal is present and controls its pin visibility
TCCompare	65535	The initial value for the comparison register when in the Timer/Counter mode
TCCompareBuf	65535	The initial value for the second comparison register when in the Timer/Counter mode
TCCompareSwap	Disable swap	Determines whether the Timer/Counter swap check box is enabled or disabled
TCCompCapMode	Capture Mode	Selects whether the Timer/Counter capture or the compare mode is enabled
TCCountingModes	Counts up	Selects the count direction of the counter
TCCountMode	Level	Determines whether the Timer/Counter count signal is accepted at a level detect or at various modes of edge detection
TCCountPresent	false	Determines whether the Timer/Counter count signal is present and controls its pin visibility
TCInterruptMask	Terminal count mask	The mask used to determine which Timer/Counter event causes an interrupt
TCPeriod	65535	The initial value for the Timer/Counter period register



Parameter Name	Value	Description
TCPrescaler	0	Selects the prescaler value to
		apply to the Timer/Counter
		clock
TCPWMCapturePresent	false	Determines whether the
		Unconfigured capture signal is
		present and controls its pin
TODIANA C	5)4/4/4	visibility
TCPWMConfig	PWM	Selects the TCPWM mode -
		Unconfigured, Timer/Counter,
TCPWMCountPresent	false	PWM, or Quadrature Decoder Determines whether the
TCPVVIVICountPresent	laise	Unconfigured count signal is
		present and controls its pin
		visibility
TCPWMReloadPresent	false	Determines whether the
TOT WWITEIDAGI TESETIL	laise	Unconfigured reload signal is
		present and controls its pin
		visibility
TCPWMStartPresent	false	Determines whether the
TOT WINGLAND TOOGHT	laice	Unconfigured start signal is
		present and controls its pin
		visibility
TCPWMStopPresent	false	Determines whether the
		Unconfigured stop signal is
		present and controls its pin
		visibility
TCReloadMode	Rising edge	Determines whether the
		Timer/Counter reload signal is
		accepted at level detection or in
		various modes of edge
		detection
TCReloadPresent	false	Determines whether the
		Timer/Counter reload signal is
		present and controls its pin
		visibility
TCRunMode	Continuous	Selects whether the counter
T00: 114 1		runs continuously or one shot
TCStartMode	Rising edge	Determines whether the start
		signal is accepted at level
		detection or in various modes of
TCStartPresent	false	edge detection
1 COLART LESELIE	iaise	Determines whether the Timer/Counter start signal is
		present and controls its pin
		visibility
TCStopMode	Rising edge	Determines whether the
1 Octopiviode	rasing eage	Timer/Counter stop signal is
		accepted at level detection or in
		various modes of edge
		detection
TCStopPresent	false	Determines whether the
'		Timer/Counter stop signal is
		present and controls its pin
		visibility

8.3.3 Instance RedPWM



Description: 16-bit Timer Counter PWM (TCPWM)
Instance type: TCPWM_P4 [v2.10]
Datasheet: online component datasheet for TCPWM_P4

Table 18. Component Parameters for RedPWM

Parameter Name	Value	Description
PWMCompare	0	The initial value for the
		comparison register when in the PWM mode
PWMCompareBuf	65535	The initial value for the second
		comparison register when in the PWM mode
PWMCompareSwap	Disable swap	Determines whether the PWM
		swap check box is enabled or disabled
PWMCountMode	Level	Determines whether the PWM
		counter counts at level detection
		or in various modes of edge detection
PWMCountPresent	false	Determines if the PWM count
	14.00	signal is present and controls
		the visibility of the count pin
PWMDeadTimeCycle	0	Sets the number of cycles of dead time insertion
PWMInterruptMask	None	The mask used for enabling the
		interrupt bit in the PWM mode
PWMKillEvent	Asynchronous	Selects whether a PWM kill
		event is synchronous or asynchronous to the input clock
PWMLinenSignal	Direct Output	Selects whether the PWM
		line_n signal is inverted or is
		directly output
PWMLineSignal	Direct Output	Selects whether the PWM line signal is inverted or is directly
		output
PWMMode	PWM	Selects one of the three PWM
		modes - PWM, PWM with dead
		time insertion, or Pseudo random PWM
PWMPeriod	255	The initial value for the period
		register when in the PWM mode
PWMPeriodBuf	65535	The initial value for the second
		period register when in the PWM mode
PWMPeriodSwap	Disable swap	Enables swap between the
		PWM period and period_buf
PWMPrescaler	2	registers Defines the prescaler used to
1 WIVII 1030alGI	_	divide the TCPWM clock to
		create the counter clock
PWMReloadMode	Rising edge	Determines whether the PWM
		reload signal is accepted at level detection or in various
		modes of edge detection
PWMReloadPresent	false	Determines whether the PWM
		reload signal is present and
		controls its pin visibility



Parameter Name	Value	Description
PWMRunMode	Continuous	Selects between continuous and one shot run mode for the PWM
PWMSetAlign	Left align	Selects the alignment of the PWM waveform to be either left, right, center or asymmetrically aligned
PWMStartMode	Rising edge	Determines whether the PWM start signal is accepted at level detection or in various modes of edge detection
PWMStartPresent	false	Determines whether the PWM start signal is present and controls its pin visibility
PWMStopEvent	Don't stop on Kill	Selects whether to kill the PWM on a stop signal or not
PWMStopMode	Rising edge	Determines whether the PWM stop signal is accepted at level detection or in various modes of edge detection
PWMStopPresent	false	Determines whether the PWM stop signal is present and controls its pin visibility
PWMSwitchMode	Rising edge	Determines whether the PWM switch signal is accepted at level detection or in various modes of edge detection
PWMSwitchPresent	false	Determines whether the PWM switch signal is present and controls its pin visibility
QuadEncodingModes	x1 Encoding mode	Selects one of the three quadrature decoder modes – x1, x2, or x4 encoding mode
QuadIndexMode	Rising edge	Determines whether the Quadrature Decoder index signal is accepted at level detection or in various modes of edge detection
QuadIndexPresent	false	Determines whether the Quadrature Decoder index signal is present and controls its pin visibility
QuadInterruptMask	Terminal count mask	The mask used to configure which Quadrature Decoder event causes an interrupt
QuadPhiAMode	Level	Determines whether the Quadrature Decoder PhiA signal is accepted at level detection or in various modes of edge detection
QuadPhiBMode	Level	Determines whether the Quadrature Decoder PhiB signal is accepted at level detection or in various modes of edge detection



Parameter Name	Value	Description
QuadStopMode	Rising edge	Determines whether the Quadrature Decoder stop signal is accepted at level detection or in various modes of edge detection
QuadStopPresent	false	Determines whether the Quadrature Decoder stop signal is present and controls its pin visibility
TCCaptureMode	Rising edge	Determines whether the Timer/Counter capture signal is accepted at level detection or in various modes of edge detection
TCCapturePresent	false	Determines whether the Timer/Counter capture signal is present and controls its pin visibility
TCCompare	65535	The initial value for the comparison register when in the Timer/Counter mode
TCCompareBuf	65535	The initial value for the second comparison register when in the Timer/Counter mode
TCCompareSwap	Disable swap	Determines whether the Timer/Counter swap check box is enabled or disabled
TCCompCapMode	Capture Mode	Selects whether the Timer/Counter capture or the compare mode is enabled
TCCountingModes	Counts up	Selects the count direction of the counter
TCCountMode	Level	Determines whether the Timer/Counter count signal is accepted at a level detect or at various modes of edge detection
TCCountPresent	false	Determines whether the Timer/Counter count signal is present and controls its pin visibility
TCInterruptMask	Terminal count mask	The mask used to determine which Timer/Counter event causes an interrupt
TCPeriod	65535	The initial value for the Timer/Counter period register
TCPrescaler	0	Selects the prescaler value to apply to the Timer/Counter clock
TCPWMCapturePresent	false	Determines whether the Unconfigured capture signal is present and controls its pin visibility
TCPWMConfig	PWM	Selects the TCPWM mode - Unconfigured, Timer/Counter, PWM, or Quadrature Decoder



Daramatar Nama	Value	Description CIPR
Parameter Name	Value	Description
TCPWMCountPresent	false	Determines whether the Unconfigured count signal is present and controls its pin visibility
TCPWMReloadPresent	false	Determines whether the Unconfigured reload signal is present and controls its pin visibility
TCPWMStartPresent	false	Determines whether the Unconfigured start signal is present and controls its pin visibility
TCPWMStopPresent	false	Determines whether the Unconfigured stop signal is present and controls its pin visibility
TCReloadMode	Rising edge	Determines whether the Timer/Counter reload signal is accepted at level detection or in various modes of edge detection
TCReloadPresent	false	Determines whether the Timer/Counter reload signal is present and controls its pin visibility
TCRunMode	Continuous	Selects whether the counter runs continuously or one shot
TCStartMode	Rising edge	Determines whether the start signal is accepted at level detection or in various modes of edge detection
TCStartPresent	false	Determines whether the Timer/Counter start signal is present and controls its pin visibility
TCStopMode	Rising edge	Determines whether the Timer/Counter stop signal is accepted at level detection or in various modes of edge detection
TCStopPresent	false	Determines whether the Timer/Counter stop signal is present and controls its pin visibility

8.4 Component type: Timer [v2.70]

8.4.1 Instance DistTimer

Description: 8, 16, 24 or 32-bit Timer

Instance type: Timer [v2.70]

Datasheet: online component datasheet for Timer

Table 19. Component Parameters for DistTimer

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.



Parameter Name	Value	Description
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	Falling Edge	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Hardware Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	false	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	true	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	false	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	65535	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	16	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	One Shot (Halt On Interrupt)	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	Rising Edge	Defines the required trigger input signal to cause a valid trigger enable of the timer



8.4.2 Instance MetronomeTimer

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.70] Datasheet: online component datasheet for Timer

Table 20. Component Parameters for MetronomeTimer

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either
		edge but not until a valid falling
		edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either
		edge but not until a valid rising
		edge is detected first.
CaptureCount	2	The CaptureCount parameter
		works as a divider on the
		hardware input "capture". A
		CaptureCount value of 2 would
		result in an actual capture
		taking place every other time
		the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to
		count capture events (up to
		127) before a capture is
		triggered.
CaptureMode	None	This parameter defines the
		capture input signal
		requirements to trigger a valid
		capture event
EnableMode	Software Only	This parameter specifies the
		methods in enabling the
		component. Hardware mode
		makes the enable input pin
		visible. Software mode may
		reduce the resource usage if not
		enabled.
FixedFunction	false	Configures the component to
		use fixed function HW block
		instead of the UDB
		implementation.
InterruptOnCapture	false	Parameter to check whether
		interrupt on a capture event is
		enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether
		interrupt on a FIFO Full event is
		enabled disabled.
InterruptOnTC	true	Parameter to check whether
		interrupt on a TC is enabled or
		disabled.
NumberOfCaptures	1	Number of captures allowed
		until the counter is cleared or
		disabled.
Period	99	Defines the timer period (This is
		also the reload value when
		terminal count is reached)
	•	·



Parameter Name	Value	Description
Resolution	8	Defines the resolution of the
		hardware. This parameter
		affects how many bits are used
		in the Period counter and
		defines the maximum resolution
		of the internal component
		signals.
RunMode	Continuous	Defines the hardware to run
		continuously, run until a terminal
		count is reached or run until an
		interrupt event is triggered.
TriggerMode	None	Defines the required trigger
		input signal to cause a valid
		trigger enable of the timer

Sensor-PSoC Datasheet 05/26/2016 20:42 59



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
 - Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 4 register map is covered in the PSoC 4 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide

 - § CY_GET API routines§ CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 4 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 4 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the System Reference Guide
 - CyWdt API routines