

PSoC® Creator™ Project Datasheet for PSoC4Master

Creation Time: 05/26/2016 20:41:09

User: DESKTOP-20DNHB0\Jeppe Stærk

Project: PSoC4Master

Tool: PSoC Creator 3.3 CP2

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



Copyright

Copyright © 2016 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

| 1 Overview | 1 |
|---|------|
| 2 Pins | 3 |
| 2.1 Hardware Pins | 4 |
| 2.2 Hardware Ports | 6 |
| 2.3 Software Pins | 8 |
| 3 System Settings | . 10 |
| 3.1 System Configuration | 10 |
| 3.2 System Debug Settings | . 10 |
| 3.3 System Operating Conditions | . 10 |
| 4 Clocks | . 11 |
| 4.1 System Clocks | . 12 |
| 4.2 Local and Design Wide Clocks | . 12 |
| 5 Interrupts | 14 |
| 5.1 Interrupts | . 14 |
| 6 Flash Memory | . 15 |
| 7 Design Contents | . 16 |
| 7.1 Schematic Sheet: Page 1 | . 16 |
| 8 Components | |
| 8.1 Component type: KEES_PioneerKitControl [v1.0] | . 17 |
| 8.1.1 Instance KEES_PioneerKitControl_1 | . 17 |
| 8.2 Component type: PSoC_4_Pioneer_Kit [v0.0] | |
| 8.2.1 Instance PSoC_4_Pioneer_Kit_1 | |
| 8.3 Component type: SCB_P4 [v3.10] | |
| 8.3.1 Instance I2CM | . 17 |
| 8.3.2 Instance SPIS | |
| 8.4 Component type: SW_Tx_UART [v1.50] | |
| 8.4.1 Instance DEBUG | . 45 |
| 9 Other Resources | 47 |



1 Overview

The Cypress PSoC 4 is a family of 32-bit devices with the following characteristics:

- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals such as PWM, UART, SPI and I2C
- Analog subsystem that includes 12-bit SAR ADC, comparators, op amps, CapSense, LCD drive and more
- Several types of memory elements, including SRAM and flash
- Programming and debug system through Serial Wire Debug (SWD)
- High-performance 32-bit ARM Cortex-M0 core with a nested vectored interrupt controller (NVIC)
- · Flexible routing to all pins

Figure 1 shows the major components of a typical <u>PSoC 4200</u> family member PSoC 4 device. For details on all the systems listed above, please refer to the <u>PSoC 4 Technical Reference Manual</u>.




Figure 1. PSoC 4200 Device Family Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

| Name | Value |
|----------------------|----------------------------|
| Part Number | CY8C4245AXI-483 |
| Package Name | 44-TQFP |
| Architecture | PSoC 4 |
| Family | PSoC 4200 |
| CPU speed (MHz) | 48 |
| Flash size (kBytes) | 32 |
| SRAM size (kBytes) | 4 |
| Vdd range (V) | 1.71 to 5.5 |
| Automotive qualified | No (Industrial Grade Only) |
| Temp range (Celcius) | -40 to 85 |

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


| Resource Type | Used | Free | Max | % Used |
|----------------------------|------|------|-----|----------|
| Digital Clocks | 0 | 4 | 4 | 0.00 % |
| Interrupts | 2 | 30 | 32 | 6.25 % |
| Ю | 20 | 16 | 36 | 55.56 % |
| Segment LCD | 0 | 1 | 1 | 0.00 % |
| CapSense | 0 | 1 | 1 | 0.00 % |
| Die Temp | 0 | 1 | 1 | 0.00 % |
| Serial Communication (SCB) | 2 | 0 | 2 | 100.00 % |
| Timer/Counter/PWM | 0 | 4 | 4 | 0.00 % |
| UDB | | | | |
| Macrocells | 0 | 32 | 32 | 0.00 % |
| Unique P-terms | 0 | 64 | 64 | 0.00 % |
| Total P-terms | 0 | | | |
| Datapath Cells | 0 | 4 | 4 | 0.00 % |
| Status Cells | 0 | 4 | 4 | 0.00 % |
| Control Cells | 0 | 4 | 4 | 0.00 % |
| Comparator/Opamp | 0 | 2 | 2 | 0.00 % |
| LP Comparator | 0 | 2 | 2 | 0.00 % |
| SAR ADC | 0 | 1 | 1 | 0.00 % |
| DAC | | | | |
| 7-bit IDAC | 0 | 1 | 1 | 0.00 % |
| 8-bit IDAC | 0 | 1 | 1 | 0.00 % |



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout



PSoC4Master Datasheet 05/26/2016 20:41 3



2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

| Pin | Port | Name | Туре | Drive Mode |
|-----|-------|---------------|--------------------|-------------------|
| 1 | VSS | VSS | Power | 21110 111040 |
| 2 | P2[0] | Gnd | Software | Strong drive |
| | | - | Output | 3 |
| 3 | P2[1] | Vcc | Software | Strong drive |
| | | | Output | |
| 4 | P2[2] | Clk | Software | Strong drive |
| | | | Output | |
| 5 | P2[3] | Din | Software | Strong drive |
| | | | Output | |
| 6 | P2[4] | DC | Software | Strong drive |
| 7 | DOLEI | CE | Output Software | Ctuana duiva |
| 7 | P2[5] | CE | Output | Strong drive |
| 8 | P2[6] | GPIO [unused] | Output | |
| 9 | P2[7] | GPIO [unused] | | |
| 11 | P3[0] | \SPIS:mosi s\ | Dgtl In | HiZ digital |
| 12 | P3[1] | \SPIS:miso s\ | Dgtl Out | Strong drive |
| 13 | P3[2] | Debug:SWD IO | Reserved | Ollong unve |
| 14 | P3[3] | Debug:SWD_IG | Reserved | |
| 15 | P3[4] | GPIO [unused] | Reserved | |
| 16 | P3[5] | GPIO [unused] | | |
| 17 | P3[6] | GPIO [unused] | | |
| 18 | P3[7] | GPIO [unused] | | |
| 19 | VDDD | VDDD | Power | |
| 20 | P4[0] | \I2CM:scl\ | Dgtl In | OD, DL |
| 21 | P4[1] | \I2CM:sda\ | Dgtl In | OD, DL |
| 22 | P4[2] | GPIO [unused] | g | |
| 23 | P4[3] | GPIO [unused] | | |
| 24 | P0[0] | RST | Software | Strong drive |
| | [.] | | Output | |
| 25 | P0[1] | BL | Software | Strong drive |
| | | | Output | _ |
| 26 | P0[2] | LED_GREEN | Software | Strong drive |
| | | | Output | |
| 27 | P0[3] | LED_BLUE | Software | Strong drive |
| | | | Output | |
| 28 | P0[4] | GPIO [unused] | | |
| 29 | P0[5] | GPIO [unused] | D "" | 11:7 1: 1: 1 |
| 30 | P0[6] | \SPIS:sclk_s\ | Dgtl In | HiZ digital |
| 31 | P0[7] | \SPIS:ss_s\ | Dgtl In | HiZ digital |
| 32 | XRES | XRES | Dedicated | |
| 33 | VCCD | VCCD | Power | |
| 34 | VDDD | VDDD | Power | |
| 35 | VDDA | VDDA | Power | |
| 36 | VSSA | VSSA | Power | |
| 37 | P1[0] | GPIO [unused] | | |



| Pin | Port | Name | Type | Drive Mode |
|-----|------------|---------------|----------|--------------|
| 38 | P1[1] | \DEBUG:tx\ | Software | Strong drive |
| | | | Output | |
| 39 | P1[2] | GPIO [unused] | | |
| 40 | P1[3] | GPIO [unused] | | |
| 41 | P1[4] | GPIO [unused] | | |
| 42 | P1[5] | GPIO [unused] | | |
| 43 | P1[6] | LED_RED | Software | Strong drive |
| | | | Output | |
| 44 | P1[7]/VREF | GPIO [unused] | | |

Abbreviations used in Table 3 have the following meanings:

- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output
- OD, DL = Open drain, drives low



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

| Port | Pin | Name | Type | Drive Mode |
|------------|-----|-----------------|--------------------|----------------|
| P0[0] | 24 | RST | Software | Strong drive |
| | | | Output | |
| P0[1] | 25 | BL | Software | Strong drive |
| | | | Output | |
| P0[2] | 26 | LED_GREEN | Software | Strong drive |
| | | | Output | |
| P0[3] | 27 | LED_BLUE | Software | Strong drive |
| | | | Output | |
| P0[4] | 28 | GPIO [unused] | | |
| P0[5] | 29 | GPIO [unused] | | |
| P0[6] | 30 | \SPIS:sclk_s\ | Dgtl In | HiZ digital |
| P0[7] | 31 | \SPIS:ss_s\ | Dgtl In | HiZ digital |
| P1[0] | 37 | GPIO [unused] | | |
| P1[1] | 38 | \DEBUG:tx\ | Software Output | Strong drive |
| P1[2] | 39 | GPIO [unused] | o ang an | |
| P1[3] | 40 | GPIO [unused] | | |
| P1[4] | 41 | GPIO [unused] | | |
| P1[5] | 42 | GPIO [unused] | | |
| P1[6] | 43 | LED RED | Software | Strong drive |
| | | <u> </u> | Output | Ottorig unvo |
| P1[7]/VREF | 44 | GPIO [unused] | | |
| P2[0] | 2 | Gnd | Software | Strong drive |
| | | | Output | |
| P2[1] | 3 | Vcc | Software | Strong drive |
| Dorot | 4 | 011 | Output | |
| P2[2] | 4 | Clk | Software | Strong drive |
| DOIOI | _ | D: | Output | 01 |
| P2[3] | 5 | Din | Software Output | Strong drive |
| D0[4] | 6 | DC | Software | Ctropa drivo |
| P2[4] | 0 | DC | Output | Strong drive |
| P2[5] | 7 | CE | Software | Strong drive |
| | ' | OL | Output | Citoting drive |
| P2[6] | 8 | GPIO [unused] | o artpart | |
| P2[7] | 9 | GPIO [unused] | | |
| P3[0] | 11 | \SPIS:mosi_s\ | Dgtl In | HiZ digital |
| P3[1] | 12 | \SPIS:miso s\ | Dgtl Out | Strong drive |
| P3[2] | 13 | Debug:SWD_IO | Reserved | 25.19 4.110 |
| P3[3] | 14 | Debug:SWD_CK | Reserved | |
| P3[4] | 15 | GPIO [unused] | . 10001100 | |
| P3[5] | 16 | GPIO [unused] | | |
| P3[6] | 17 | GPIO [unused] | | |
| P3[7] | 18 | GPIO [unused] | | |
| P4[0] | 20 | \I2CM:scl\ | Dgtl In | OD, DL |
| P4[1] | 21 | \I2CM:sda\ | Dgtl In | OD, DL |
| P4[2] | 22 | GPIO [unused] | 290 111 | 00,00 |
| · T[4] | | Or 10 [dilused] | | |



| Port | Pin | Name | Type | Drive Mode |
|-------|-----|---------------|------|------------|
| P4[3] | 23 | GPIO [unused] | | |

Abbreviations used in Table 4 have the following meanings:

- Dgtl In = Digital InputHiZ digital = High impedance digital
- Dgtl Out = Digital Output
- OD, DL = Open drain, drives low



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

| Name | Port | Туре |
|---------------|------------|--------------------|
| \DEBUG:tx\ | P1[1] | Software |
| (22200101) | [.] | Output |
| \I2CM:scl\ | P4[0] | Dgtl In |
| \I2CM:sda\ | P4[1] | Dgtl In |
| \SPIS:miso s\ | P3[1] | Dgtl Out |
| \SPIS:mosi s\ | P3[0] | Dgtl In |
| \SPIS:sclk s\ | P0[6] | Dgtl In |
| \SPIS:ss s\ | P0[7] | Dgtl In |
| BL | | Software |
| | P0[1] | Output |
| CE | P2[5] | Software Output |
| Clk | P2[2] | Software |
| | | Output |
| DC | P2[4] | Software |
| | | Output |
| Debug:SWD_CK | P3[3] | Reserved |
| Debug:SWD_IO | P3[2] | Reserved |
| Din | P2[3] | Software |
| | | Output |
| Gnd | P2[0] | Software |
| | | Output |
| GPIO [unused] | P0[4] | |
| GPIO [unused] | P1[5] | |
| GPIO [unused] | P0[5] | |
| GPIO [unused] | P1[0] | |
| GPIO [unused] | P1[3] | |
| GPIO [unused] | P1[4] | |
| GPIO [unused] | P1[2] | |
| GPIO [unused] | P3[6] | |
| GPIO [unused] | P3[7] | |
| GPIO [unused] | P2[6] | |
| GPIO [unused] | P3[4] | |
| GPIO [unused] | P2[7] | |
| GPIO [unused] | P3[5] | |
| GPIO [unused] | P4[2] | |
| GPIO [unused] | P4[3] | |
| GPIO [unused] | P1[7]/VREF | + |
| LED BLUE | P0[3] | Software |
| _ | | Output |
| LED_GREEN | P0[2] | Software Output |
| LED RED | P1[6] | Software |
| | [0] | Output |
| RST | P0[0] | Software |
| | | Output |
| | l | |



| Name | Port | Type |
|------|-------|----------|
| Vcc | P2[1] | Software |
| | | Output |

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the <u>System Reference Guide</u>
 CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

| Name | Value |
|---|----------------|
| Device Configuration Mode | Compressed |
| Unused Bonded IO | Allow but warn |
| Heap Size (bytes) | 0x80 |
| Stack Size (bytes) | 0x0400 |
| Include CMSIS Core Peripheral Library Files | True |

3.2 System Debug Settings

Table 7. System Debug Settings

| Name | Value |
|-----------------|-------------------------|
| Chip Protection | Open |
| Debug Select | SWD (serial wire debug) |

3.3 System Operating Conditions

Table 8. System Operating Conditions

| Name | Value |
|---------------|-------|
| Variable VDDA | True |
| VDDA (V) | 3.3 |
| VDDD (V) | 3.3 |





4 Clocks

The clock system includes these clock resources:

- Two internal clock sources:
 - o 3 to 48 MHz Internal Main Oscillator (IMO) ±2% at 3 MHz
 - o 32 kHz Internal Low Speed Oscillator (ILO) output
- HFCLK can be generated using an external signal from EXTCLK pin
- Twelve clock dividers, each with 16-bit divide capability:
 - o Eight can be used for fixed-function blocks
 - o Four can be used for the UDBs

Figure 3. System Clock Configuration





PSoC4Master Datasheet 05/26/2016 20:41 11



4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

| Name | Domain | Source | Desired | Nominal | Accuracy | Start | Enabled |
|---------------|--------|------------|---------|---------|----------|-------|---------|
| | | | Freq | Freq | (%) | at | |
| | | | | | | Reset | |
| DPLL_Sel | NONE | IMO | 24 MHz | 24 MHz | ±2 | True | True |
| SYSCLK | NONE | HFCLK | ? MHz | 24 MHz | ±2 | True | True |
| Direct_Sel | NONE | IMO | 24 MHz | 24 MHz | ±2 | True | True |
| PLL1_Sel | NONE | IMO | 24 MHz | 24 MHz | ±2 | True | True |
| PLL0_Sel | NONE | IMO | 24 MHz | 24 MHz | ±2 | True | True |
| HFCLK | NONE | Direct_Sel | 24 MHz | 24 MHz | ±2 | True | True |
| IMO | NONE | | 24 MHz | 24 MHz | ±2 | True | True |
| LFCLK | NONE | ILO | ? MHz | 32 kHz | ±60 | True | True |
| ILO | NONE | | 32 kHz | 32 kHz | ±60 | True | True |
| Timer2 (WDT2) | NONE | LFCLK | ? MHz | ? MHz | ±0 | False | False |
| EXTCLK | NONE | | 24 MHz | ? MHz | ±0 | False | False |
| DigSig3 | NONE | | ? MHz | ? MHz | ±0 | False | False |
| DigSig2 | NONE | | ? MHz | ? MHz | ±0 | False | False |
| DigSig4 | NONE | | ? MHz | ? MHz | ±0 | False | False |
| DigSig1 | NONE | | ? MHz | ? MHz | ±0 | False | False |
| Timer1 (WDT1) | NONE | LFCLK | ? MHz | ? MHz | ±0 | False | False |
| Timer0 (WDT0) | NONE | LFCLK | ? MHz | ? MHz | ±0 | False | False |

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks



| Name | Domain | Source | Desired Freq | Nominal Freq | Accuracy (%) | Start at Reset | Enabled |
|-------------|------------------------|--------|-----------------|-----------------|-----------------|----------------------|---------|
| I2CM_SCBCLK | FIXED FUNCT- ION | HFCLK | 1.55 MHz | 1.6 MHz | ±2 | True | True |
| SPIS_SCBCLK | FIXED FUNCT- ION | HFCLK | 1.2 MHz | 1.2 MHz | ±2 | True | True |

- For more information on clocking resources, please refer to:

 Clocking System chapter in the PSoC 4 Technical Reference Manual
 - Clocking Cystem Chapter in the Psoc 4 Technical
 Clocking chapter in the System Reference Guide
 CysysClklmo API routines
 CysysClkllo API routines
 CysysClkWrite API routines



5 Interrupts

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

| Name | Priority | Vector |
|--------------|----------|--------|
| SPIS_SCB_IRQ | 0 | 11 |
| I2CM_SCB_IRQ | 1 | 10 |

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 4 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
 - o Cylnt API routines and related registers
- Datasheet for cy_isr component



6 Flash Memory

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

| Start Address | End Address | Protection Level |
|------------------|----------------|------------------|
| 0x0 | 0x7FFF | U - Unprotected |

Flash memory is organized as rows with each row of flash having 128 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 4 Technical Reference Manual</u>
- Flash and EEPROM chapter in the **System Reference Guide**
 - CySysFlash API routines

PSoC4Master Datasheet 05/26/2016 20:41 15




7 Design Contents

This design's schematic content consists of the following schematic sheet:

7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance <u>DEBUG</u> (type: SW_Tx_UART_v1_50)
- Instance L2CM (type: SCB_P4_v3_10)
- Instance <u>KEES PioneerKitControl 1</u> (type: KEES_PioneerKitControl_v1_00)
- Instance <u>PSoC_4_Pioneer_Kit_1</u> (type: PSoC_4_Pioneer_Kit)
- Instance <u>SPIS</u> (type: SCB_P4_v3_10)



8 Components

8.1 Component type: KEES_PioneerKitControl [v1.0]

8.1.1 Instance KEES PioneerKitControl 1

Description: (custom component)

Instance type: KEES_PioneerKitControl [v1.0]

Datasheet: (not available)

8.2 Component type: PSoC_4_Pioneer_Kit [v0.0]

8.2.1 Instance PSoC_4_Pioneer_Kit_1

Description: (custom component)

Instance type: PSoC_4_Pioneer_Kit [v0.0]

Datasheet: (not available)

Table 13. Component Parameters for PSoC 4 Pioneer Kit 1

| Parameter | Value | Description |
|-----------|-------|-------------|
| Name | | |
| ShowPins | true | |

8.3 Component type: SCB_P4 [v3.10]

8.3.1 Instance I2CM

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v3.10]

Datasheet: online component datasheet for SCB_P4

Table 14. Component Parameters for I2CM

| Parameter Name | Value | Description |
|---------------------|-------|--|
| Ezl2cBusVoltage | 3.3 | When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| Ezl2cByteModeEnable | false | When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |



| Parameter Name | Value | Description |
|----------------------------|-------|---|
| Ezl2cClockFromTerm | false | When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component. |
| EzI2cClockStretching | true | When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation. |
| Ezl2cDataRate | 100 | When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps. |
| Ezl2cNumberOfAddresses | 1 | When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to. |
| Ezl2cPrimarySlaveAddress | 8 | When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored). |
| Ezl2cSecondarySlaveAddress | 9 | When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored). Only applicable when EZI2C clock stretching option is set. |
| Ezl2cSlewRate | Fast | When the SCB mode is EZI2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined.Refer to the Device Datasheet to determine which pins are GPIO_OVT capable. |
| Ezl2cSubAddressSize | 8 | When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes. |
| Ezl2cWakeEnable | false | When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event. |



| Parameter Name | Value | Description |
|--|-------|---|
| I2cAcceptAddress I2cAcceptGeneralCall | false | When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required. When the SCB mode is I2C, this |
| Izcacceptigeneralcali | | parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address. |
| I2cBusVoltage | 3.3 | When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| I2cByteModeEnable | false | When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4200 M devices. |
| I2cClockFromTerm | false | When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component. |
| I2cDataRate | 100 | When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps. |
| I2cExternIntrHandler | false | When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures. |



| Parameter Name | Value | Description |
|----------------------------|--------|---|
| I2cManualOversampleControl | false | When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic. |
| I2cMode | Master | When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave. |
| I2cOvsFactor | 16 | When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK. |
| I2cOvsFactorHigh | 8 | When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes. |
| I2cOvsFactorLow | 8 | When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes. |
| I2cSlaveAddress | 17 | When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored). |
| I2cSlaveAddressMask | 254 | When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address. |
| I2cSlewRate | Fast | When the SCB mode is I2C, this parameter specifies the slew rate settings of the I2C pins. For devices supporting GPIO Over-Voltage Tolerance (GPIO_OVT) pins, I2C FM+ options should be used when I2C data rate is greater than 400 kbps. This option also requires the I2C bus voltage to be defined. Refer to the Device Datasheet to determine which pins are GPIO_OVT capable. |
| I2cWakeEnable | false | When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event. |
| ScbMisoSdaTxEnable | true | This parameter defines the availability of the spi_miso_i2csda_uart_tx pin. |



| Parameter Name | Value | Description |
|--------------------|-----------|--|
| ScbMode | I2C | This parameter defines the mode of operation for the SCB component. |
| ScbMosiSclRxEnable | true | This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin. |
| ScbRxWakeIrqEnable | false | This parameter defines the availability of the spi_mosi_i2cscl_uart_rx_wake pin. |
| ScbSclkEnable | false | This parameter defines the availability of the sclk pin. |
| ScbSs0Enable | false | This parameter defines the availability of the ss0 pin. |
| ScbSs1Enable | false | This parameter defines the availability of the ss1 pin. |
| ScbSs2Enable | false | This parameter defines the availability of the ss2 pin. |
| ScbSs3Enable | false | This parameter defines the availability of the ss3 pin. |
| SpiBitRate | 1000 | When the SCB mode is SPI, this parameter specifies the Bit rate in kbps (up to 8000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled. |
| SpiBitsOrder | MSB First | When the SCB mode is SPI, this parameter defines the bit order as: MSB first or LSB first. |
| SpiByteModeEnable | false | When the SCB mode is SPI, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| SpiClockFromTerm | false | When the SCB mode is SPI, this parameter provides a clock terminal to connect a clock outside the component. |
| SpiFreeRunningSclk | false | When the SCB mode is SPI, this parameter specifies the SCLK generation by the master as: gated or free running (continuous). Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |



| Parameter Name | Value | Description |
|----------------------|-------|---|
| SpilnterruptMode | None | When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an |
| SpiIntrMasterSpiDone | false | interrupt outside the component. When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source. SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the TX FIFO and the Shifter register are emptied. Only applicable for SPI Master mode. |
| SpiIntrRxFull | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full. |
| SpiIntrRxNotEmpty | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from. |
| SpiIntrRxOverflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO. |
| SpilntrRxTrigger | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel. |
| SpilntrRxUnderflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO. |

23



| Parameter Name | Value | Description |
|-------------------------|-------|---|
| SpilntrSlaveBusError | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode. |
| SpilntrTxEmpty | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty. |
| SpilntrTxNotFull | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data. |
| SpilntrTxOverflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. |
| SpilntrTxTrigger | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. |
| SpilntrTxUnderflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. |
| SpiLateMisoSampleEnable | false | When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. |
| SpiMedianFilterEnable | false | When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. |



| Parameter Name | Value | Description |
|-------------------------|----------------|--|
| SpiMode | Slave | When the SCB mode is SPI, |
| ' | | this parameter selects SPI |
| | | mode of operation as: Slave or |
| | | Master. |
| SpiNumberOfRxDataBits | 8 | When the SCB mode is SPI, |
| | | this parameter specifies the |
| | | number of data bits inside the SPI byte/word for RX direction. |
| SpiNumberOfSelectLines | 1 | When the SCB mode is SPI, |
| Opinamber Orderedizines | ' | this parameter defines the |
| | | number of slave select lines. |
| | | The SPI Slave has only one |
| | | slave select line. The SPI |
| | | Master has up to 4 lines. |
| SpiNumberOfTxDataBits | 8 | When the SCB mode is SPI, |
| | | this parameter define the |
| | | number of data bits inside the SPI byte/word for TX direction. |
| SpiOvsFactor | 16 | When the SCB mode is SPI, |
| | | this parameter defines the |
| | | oversampling factor of |
| | | SĆBCĽK. |
| SpiRemoveMiso | false | When the SCB mode is SPI, |
| | | this parameter removes the |
| | | MISO pin. |
| SpiRemoveMosi | false | When the SCB mode is SPI, |
| | | this parameter removes the |
| SpiRemoveSclk | false | MOSI pin. When the SCB mode is SPI, |
| Spiremovescik | laise | this parameter removes the |
| | | SCLK pin. |
| SpiRxBufferSize | 8 | When the SCB mode is SPI, |
| · | | this parameter defines the size |
| | | of the RX buffer. |
| SpiRxOutputEnable | false | When the SCB mode is SPI, |
| | | this parameter enables the RX |
| | | trigger output terminal of the component. This terminal must |
| | | be connected to the DMA input |
| | | trigger or left unconnected. Only |
| | | applicable for devices which |
| | | have a DMA controller. |
| SpiRxTriggerLevel | 7 | When the SCB mode is SPI, |
| | | this parameter defines the |
| | | number of entries in the RX FIFO to control the SCB.INTR - |
| | | RX.TRIGGER interrupt event or |
| | | RX DMA trigger output. |
| SpiSclkMode | CPHA = 0, CPOL | When the SCB mode is SPI, |
| · | = 0 | this parameter defines the serial |
| | | clock phase (CPHA) and |
| | | polarity (CPOL). |
| SpiSs0Polarity | Active Low | When the SCB mode is SPI, |
| | | this parameter specifies active |
| | | polarity of slave select 0. Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| L | _1 | |



| Parameter Name | Value | Description |
|--------------------------|------------|--|
| SpiSs1Polarity | Active Low | When the SCB mode is SPI, |
| | | this parameter specifies active |
| | | polarity of slave select 1. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| SpiSs2Polarity | Active Low | When the SCB mode is SPI, |
| | | this parameter specifies active |
| | | polarity of slave select 2. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| SpiSs3Polarity | Active Low | When the SCB mode is SPI, |
| | | this parameter specifies active |
| | | polarity of slave select 3. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| Out Out Manda | NA - t I - | 4100 M/PSoC 4200 M devices. |
| SpiSubMode | Motorola | When the SCB mode is SPI, |
| | | this parameter defines the sub |
| | | mode of the SPI as: Motorola, |
| | | TI(Start Coincides), TI(Start Precedes), or National |
| | | Semiconductor. |
| SpiTransferSeparation | Continuous | When the SCB mode is SPI, |
| Opi i fansiei deparation | Continuous | this parameter defines the type |
| | | of SPI transfers separation as: |
| | | continuous or separated. |
| SpiTxBufferSize | 8 | When the SCB mode is SPI, |
| Spirizamere ize | | this parameter defines the size |
| | | of the TX buffer. |
| SpiTxOutputEnable | false | When the SCB mode is SPI, |
| | 15.1.2.2 | this parameter enables the TX |
| | | trigger output terminal of the |
| | | component. This terminal must |
| | | be connected to the DMA input |
| | | trigger or left unconnected. Only |
| | | applicable for devices which |
| | | have a DMA controller. |
| SpiTxTriggerLevel | 0 | When the SCB mode is SPI, |
| | | this parameter defines the |
| | | number of entries in the TX |
| | | FIFO to control the SCB.INTR |
| | | TX.TRIGGER interrupt event or |
| | | TX DMA trigger output. |
| SpiWakeEnable | false | When the SCB mode is SPI, |
| | | this parameter enables wakeup |
| | | from Deep Sleep on slave |
| | | select event. |



| Parameter Name | Value | Description |
|------------------------|------------|-----------------------------------|
| UartByteModeEnable | false | When the SCB mode is UART, |
| Call Dyte Mode Eliable | iaise | this parameter specifies the |
| | | number of bits per FIFO data |
| | | element. |
| | | The byte mode – false: a 16 bits |
| | | FIFO data element. The FIFO |
| | | depth is 8 entries. |
| | | The byte mode – true: an 8 bits |
| | | FIFO data element. The FIFO |
| | | depth is 16 entries. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| UartClockFromTerm | false | When the SCB mode is UART, |
| | 135 | this parameter provides a clock |
| | | terminal to connect a clock |
| | | outside the component. |
| UartCtsEnable | false | When the SCB mode is UART. |
| | | this parameter enables the cts |
| | | ' input. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| UartCtsPolarity | Active Low | When the SCB mode is UART, |
| , | | this parameter specifies active |
| | | polarity of an input cts signal. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| UartDataRate | 115200 | When the SCB mode is UART, |
| | | this parameter specifies the |
| | | Baud rate in bps (up to 1000 |
| | | kbps); the actual rate may differ |
| | | based on available clock |
| | | frequency and component |
| | | settings. This parameter has no |
| | | effect if the Clock from terminal |
| | | parameter is enabled. |
| UartDirection | TX + RX | When the SCB mode is UART, |
| | | this parameter enables RX or |
| | | TX direction or both |
| | | simultaneously. |
| UartDropOnFrameErr | false | When the SCB mode is UART, |
| | | this parameter defines whether |
| | | the data is dropped from RX |
| | | FIFO on a frame error event. |
| UartDropOnParityErr | false | When the SCB mode is UART, |
| | | this parameter determines |
| | | whether the data is dropped |
| | | from RX FIFO on a parity error |
| | | event. |



| Parameter Name | Value | Description |
|-------------------------|-------|---|
| UartInterruptMode | None | When the SCB mode is UART, |
| | | this parameter specifies the |
| | | interrupt mode. None: Removes |
| | | all interrupt support. Internal: |
| | | Leaves the interrupt SCBIRQ |
| | | inside the component - the |
| | | interrupt terminal becomes |
| | | invisible. External: Provides an |
| | | interrupt terminal to connect an |
| Hardinto Discons a Con- | false | interrupt outside component. |
| UartIntrRxFrameErr | false | When the SCB mode is UART, |
| | | this parameter enables the SCB.INTR RX.FRAME - |
| | | ERROR interrupt source. |
| | | SCB.INTR RX.FRAME - |
| | | ERROR trigger condition: frame |
| | | error in received data frame. |
| UartIntrRxFull | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_RX.FULL interrupt |
| | | source. |
| | | SCB.INTR_RX.FULL trigger |
| | | condition: RX FIFO is full. |
| UartIntrRxNotEmpty | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_RX.NOT_EMPTY |
| | | interrupt source. |
| | | SCB.INTR_RX.NOT_EMPTY |
| | | trigger condition: RX FIFO is not |
| | | empty. There is at least one |
| UartIntrRxOverflow | false | entry to get data from. When the SCB mode is UART, |
| CartinurxOvernow | laise | this parameter enables the |
| | | SCB.INTR_RX.OVERFLOW |
| | | interrupt source. |
| | | SCB.INTR RX.OVERFLOW |
| | | trigger condition: attempt to |
| | | write to a full RX FIFO. |
| UartIntrRxParityErr | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_RX.PARITY |
| | | ERROR interrupt source. |
| | | SCB.INTR_RX.PARITY |
| | | ERROR trigger condition: parity |
| 11. (1.1.5.7) | | error in received data frame. |
| UartIntrRxTrigger | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_RX.TRIGGER |
| | | interrupt source. SCB.INTR RX.TRIGGER |
| | | trigger condition: remains active |
| | | until RX FIFO has more entries |
| | | than the value specified by |
| | | UartRxTriggerLevel. |



| N | | <u>CYPR</u> |
|------------------------------|------------------|---|
| Parameter Name | Value | Description |
| UartIntrRxUnderflow | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_RX.UNDERFLOW |
| | | interrupt source. SCB.INTR RX.UNDERFLOW |
| | | trigger condition: attempt to |
| | | read from an empty RX FIFO. |
| UartIntrTxEmpty | false | When the SCB mode is UART, |
| Curtina FAEIIIpty | laise | this parameter enables the |
| | | SCB.INTR_TX.EMPTY interrupt |
| | | source. |
| | | SCB.INTR_TX.EMPTY trigger |
| | | condition: TX FIFO is empty. |
| UartIntrTxNotFull | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.NOT_FULL |
| | | interrupt source. |
| | | SCB.INTR_TX.NOT_FULL |
| | | trigger condition: TX FIFO is not full. There is at least one entry |
| | | to put data. |
| UartIntrTxOverflow | false | When the SCB mode is UART, |
| Oartinu 1x0vernow | laise | this parameter enables the |
| | | SCB.INTR TX.OVERFLOW |
| | | interrupt source. |
| | | SCB.INTR_TX.OVERFLOW |
| | | trigger condition: attempt to |
| | | write to a full TX FIFO. |
| UartIntrTxTrigger | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.TRIGGER |
| | | interrupt source. |
| | | SCB.INTR_TX.TRIGGER trigger condition: remains active |
| | | until TX FIFO has fewer entries |
| | | than the value specified by |
| | | UartTxTriggerLevel. |
| UartIntrTxUartDone | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.UART_DONE |
| | | interrupt source. |
| | | SCB.INTR_TX.UART_DONE |
| | | trigger condition: all data are |
| | | sent in to TX FIFO and the transmit FIFO and the shifter |
| | | register are emptied. |
| UartIntrTxUartLostArb | false | When the SCB mode is UART, |
| Cartifiti i x Carte CostAi D | laise | this parameter enables the |
| | | SCB.INTR_TX.UART_ARB |
| | | LOST interrupt source. |
| | | SCB.INTR_TX.UART_ARB |
| | | LOST trigger condition: UART |
| | | lost arbitration, the value driven |
| | | on the TX line is not the same |
| | | as the value observed on the |
| | | RX line. This event is useful |
| | | when the transmitter and the |
| | | receiver share a TX/RX line. |
| | | Only applicable for UART SmartCard mode. |
| | 05/00/0040 00:44 | Omaricaru mode. |



| Parameter Name | Value | Description |
|----------------------------|---------------|---|
| UartIntrTxUartNack | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.UART_NACK |
| | | interrupt source. |
| | | SCB.INTR_TX.UART_NACK |
| | | trigger condition: UART transmitter received a negative |
| | | acknowledgement. |
| | | Only applicable for UART |
| | | SmartCard mode. |
| UartIntrTxUnderflow | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.UNDERFLOW |
| | | interrupt source. |
| | | SCB.INTR_TX.UNDERFLOW |
| | | trigger condition: attempt to read from an empty TX FIFO. |
| UartIrdaLowPower | false | When the SCB mode is UART, |
| Gartifuacowi owei | laise | this parameter enables the low |
| | | power receiver option. |
| | | Only applicable for UART IrDA |
| | | mode. |
| UartIrdaPolarity | Non-Inverting | When the SCB mode is UART, |
| | | this parameter inverts the |
| | | incoming RX line signal. |
| | | Only applicable for UART IrDA mode. |
| UartMedianFilterEnable | false | When the SCB mode is UART, |
| Carawedam merenasie | laise | this parameter applies a digital |
| | | 3 tap median filter to the UART |
| | | input line. |
| UartMpEnable | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | UART multi-processor mode. |
| | | Only applicable for UART Standard mode. |
| LlartMnPvAccentAddross | falso | When the SCB mode is UART, |
| UartMpRxAcceptAddress | false | this parameter define whether to |
| | | put the matched UART address |
| | | into RX FIFO. |
| | | Only applicable for UART multi- |
| | | processor mode. |
| UartMpRxAddress | 2 | When the SCB mode is UART, |
| | | this parameter defines the |
| | | UART address. |
| | | Only applicable for UART multi- processor mode. |
| UartMpRxAddressMask | 255 | When the SCB mode is UART, |
| Cal tripl of tallocolvidor | 200 | this parameter defines the |
| | | address mask in multi- |
| | | processor operation mode. |
| | | Bit value 0 – excludes bit from |
| | | address comparison. |
| | | Bit value 1 – the bit needs to |
| | | match with the corresponding bit of the UART address. |
| | | Only applicable for UART multi- |
| | | processor mode. |



| Parameter Name | Value | Description |
|--|------------|---|
| UartNumberOfDataBits | 8 bits | When the SCB mode is UART, |
| | | this parameter defines the |
| | | number of data bits inside the |
| | | UART byte/word. |
| UartNumberOfStopBits | 1 bit | When the SCB mode is UART, |
| | | this parameter defines the |
| | | number of Stop bits. |
| UartOvsFactor | 12 | When the SCB mode is UART, |
| | | this parameter defines the |
| | | oversampling factor of |
| | | SCBCLK. |
| UartParityType | None | When the SCB mode is UART, |
| | | this parameter applies UART |
| | | parity check as Odd or Even or |
| | | discards the parity entirely. |
| UartRtsEnable | false | When the SCB mode is UART, |
| | | this parameter enables the rts |
| | | output. |
| | | Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| UartRtsPolarity | Active Low | When the SCB mode is UART, |
| Cartixisi clarity | Active Low | this parameter specifies active |
| | | polarity of the output rts signal. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| UartRtsTriggerLevel | 4 | When the SCB mode is UART, |
| 33 | | this parameter specifies the |
| | | number of entries in the RX |
| | | FIFO to activate the rts output |
| | | signal. When the receiver FIFO |
| | | has fewer entries than the |
| | | UartRtsTriggerLevel, an rts |
| | | output signal is activated. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| UartRxBufferSize | 8 | When the SCB mode is UART, |
| CartixDullerSize | | this parameter defines the size |
| | | of the RX buffer. |
| UartRxOutputEnable | false | When the SCB mode is UART, |
| Out it would it in the interest of the interes | laise | this parameter enables the RX |
| | | trigger output terminal of the |
| | | component. This terminal must |
| | | be connected to the DMA input |
| | | trigger or left unconnected. Only |
| | | applicable for devices which |
| | | have a DMA controller. |
| UartRxTriggerLevel | 7 | When the SCB mode is UART, |
| | | this parameter defines the |
| | | number of entries in the RX |
| | | FIFO to trigger control the |
| | | SCB.INTR_RX.TRIGGER |
| | | interrupt event or RX DMA |
| | | trigger output. |



| Parameter Name | Value | Description |
|-----------------------|----------|---|
| UartSmCardRetryOnNack | false | When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode. |
| UartSubMode | Standard | When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA. |
| UartTxBufferSize | 8 | When the SCB mode is UART, this parameter defines the size of the TX buffer. |
| UartTxOutputEnable | false | When the SCB mode is UART, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller. |
| UartTxTriggerLevel | 0 | When the SCB mode is UART, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output. |
| UartWakeEnable | false | When the SCB mode is UART, this parameter enables the wakeup from Deep Sleep on start bit event. The actual wakeup source is RX GPIO. The skip start UART feature allows it to continue receiving bytes. |

8.3.2 Instance SPIS

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v3.10]
Datasheet: online component datasheet for SCB_P4

Table 15. Component Parameters for SPIS

| Parameter Name | Value | Description |
|-----------------|-------|--|
| Ezl2cBusVoltage | 3.3 | When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. |
| | | Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |



| Parameter Name | Value | Description |
|----------------------------|--------|--|
| Ezl2cByteModeEnable | false | When the SCB mode is EZI2C, |
| | 13.100 | this parameter specifies the |
| | | number of bits per FIFO data |
| | | element. |
| | | The byte mode – false: a 16 bits |
| | | FIFO data element. The FIFO |
| | | depth is 8 entries. |
| | | The byte mode – true: an 8 bits |
| | | FIFO data element. The FIFO |
| | | depth is 16 entries. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| Ezl2cClockFromTerm | false | When the SCB mode is EZI2C, |
| LZIZGOIGGRI TOTTT GTTT | laise | this parameter provides a clock |
| | | terminal to connect a clock |
| | | outside the component. |
| EzI2cClockStretching | true | When the SCB mode is EZI2C, |
| | | this parameter specifies |
| | | whether the SCL is stretched |
| | | while in EZI2C operation. |
| Ezl2cDataRate | 100 | When the SCB mode is EZI2C, |
| | | this parameter defines EZI2C |
| | | Data rate in kbps. The standard |
| | | data rates are: 100, 400 and |
| | | 1000 kbps. |
| Ezl2cNumberOfAddresses | 1 | When the SCB mode is EZI2C, |
| | | this parameter defines the |
| | | number of I2C slave addresses |
| | | that device respond to. |
| Ezl2cPrimarySlaveAddress | 8 | When the SCB mode is EZI2C, |
| | | this parameter specifies EZI2C |
| | | primary 7-bits slave address |
| | _ | (MSB ignored). |
| Ezl2cSecondarySlaveAddress | 9 | When the SCB mode is EZI2C, |
| | | this parameter specifies EZI2C |
| | | secondary 7-bits slave address |
| | | (MSB ignored). |
| | | Only applicable when EZI2C |
| E-12-ClowPote | Foot | clock stretching option is set. |
| Ezl2cSlewRate | Fast | When the SCB mode is EZI2C, |
| | | this parameter specifies the slew rate settings of the I2C |
| | | pins. |
| | | For devices supporting GPIO |
| | | Over-Voltage Tolerance |
| | | (GPIO_OVT) pins, I2C FM+ |
| | | options should be used when |
| | | I2C data rate is greater than |
| | | 400 kbps. This option also |
| | | requires the I2C bus voltage to |
| | | be defined.Refer to the Device |
| | | Datasheet to determine which |
| | | pins are GPIO_OVT capable. |



| Parameter Name | Value | Description |
|----------------------|-------|---|
| Ezl2cSubAddressSize | 8 | When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes. |
| Ezl2cWakeEnable | false | When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event. |
| I2cAcceptAddress | false | When the SCB mode is I2C, this parameter specifies whether to accept the match slave address in RX FIFO or not. All slave matched addresses are ACKed. The user has to register the callback function to handle accepted addresses. This feature has to be used when more than one address support is required. |
| I2cAcceptGeneralCall | false | When the SCB mode is I2C, this parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address. |
| I2cBusVoltage | 3.3 | When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| I2cByteModeEnable | false | When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4200 M devices. |
| I2cClockFromTerm | false | When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component. |



| Parameter Name | Value | Description |
|----------------------------|-------|----------------------------------|
| I2cDataRate | 100 | When the SCB mode is I2C, this |
| IzcDalaRale | 100 | |
| | | parameter specifies the data |
| | | rate in kbps. The standard data |
| | | rates are: 100, 400 and 1000 |
| | | kbps. |
| I2cExternIntrHandler | false | When the SCB mode is I2C, this |
| | | parameter specifies whether the |
| | | I2C interrupt handler is |
| | | configured in SCB_I2CInit(). |
| | | This parameter is intended to be |
| | | used by the PM/SM bus |
| | | component. The modification |
| | | parameter default value causes |
| | | I2C mode failures. |
| I2cManualOversampleControl | true | When the SCB mode is I2C, this |
| | | parameter specifies the method |
| | | of calculating the oversampling |
| | | as manual or automatic. |
| I2cMode | Slave | When the SCB mode is I2C, this |
| | | parameter defines the I2C |
| | | operation mode as: Slave, |
| | | Master, Multi-Master or Multi- |
| | | Master-Slave. |
| I2cOvsFactor | 16 | When the SCB mode is I2C, this |
| | | parameter defines the |
| | | oversampling factor of |
| | | SCBCLK. |
| I2cOvsFactorHigh | 8 | When the SCB mode is I2C, this |
| | | parameter defines the high |
| | | oversampling factor of |
| | | SCBCLK. |
| | | Only applicable for I2C Master |
| | | modes. |
| I2cOvsFactorLow | 8 | When the SCB mode is I2C, this |
| | | parameter defines the low |
| | | oversampling factor of |
| | | SĆBCĽK. |
| | | Only applicable for I2C Master |
| | | modes. |
| I2cSlaveAddress | 8 | When the SCB mode is I2C, this |
| 1200.0107.000 | | parameter specifies the I2C 7- |
| | | bits slave address (MSB |
| | | ignored). |
| I2cSlaveAddressMask | 254 | When the SCB mode is I2C, this |
| | | parameter specifies the I2C |
| | | Slave address mask. |
| | | Bit value 0 – excludes bit from |
| | | address comparison. |
| | | Bit value 1 – the bit needs to |
| | | match with the corresponding |
| | | bit of the I2C slave address. |
| | | DIL OF LITO 120 STAVE AUGIESS. |



| Parameter Name | Value | Description |
|--|-----------|-----------------------------------|
| I2cSlewRate | Fast | When the SCB mode is I2C, this |
| | | parameter specifies the slew |
| | | rate settings of the I2C pins. |
| | | For devices supporting GPIO |
| | | Over-Voltage Tolerance |
| | | (GPIO_OVT) pins, I2C FM+ |
| | | options should be used when |
| | | I2C data rate is greater than |
| | | 400 kbps. This option also |
| | | requires the I2C bus voltage to |
| | | be defined. Refer to the Device |
| | | Datasheet to determine which |
| | | pins are GPIO_OVT capable. |
| I2cWakeEnable | false | When the SCB mode is I2C, this |
| | | parameter enables wakeup from |
| | | Deep Sleep on an I2C address |
| | | match event. |
| ScbMisoSdaTxEnable | true | This parameter defines the |
| | | availability of the spi_miso_i2c |
| | | sda_uart_tx pin. |
| ScbMode | SPI | This parameter defines the |
| | | mode of operation for the SCB |
| | | component. |
| ScbMosiSclRxEnable | true | This parameter defines the |
| | | availability of the spi_mosi_i2c |
| | | scl_uart_rx pin. |
| ScbRxWakeIrqEnable | false | This parameter defines the |
| | | availability of the spi_mosi_i2c |
| | | scl_uart_rx_wake pin. |
| ScbSclkEnable | false | This parameter defines the |
| | | availability of the sclk pin. |
| ScbSs0Enable | false | This parameter defines the |
| | | availability of the ss0 pin. |
| ScbSs1Enable | false | This parameter defines the |
| | | availability of the ss1 pin. |
| ScbSs2Enable | false | This parameter defines the |
| | | availability of the ss2 pin. |
| ScbSs3Enable | false | This parameter defines the |
| | | availability of the ss3 pin. |
| SpiBitRate | 100 | When the SCB mode is SPI, |
| - F 1- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | this parameter specifies the Bit |
| | | rate in kbps (up to 8000 kbps); |
| | | the actual rate may differ based |
| | | on available clock frequency |
| | | and component settings. This |
| | | parameter has no effect if the |
| | | Clock from terminal parameter |
| | | is enabled. |
| SpiBitsOrder | MSB First | When the SCB mode is SPI, |
| | | this parameter defines the bit |
| | | order as: MSB first or LSB first. |



| Parameter Name | Value | Description |
|----------------------|----------|-----------------------------------|
| SpiByteModeEnable | false | When the SCB mode is SPI, |
| SpidyteiviodeLitable | laise | this parameter specifies the |
| | | |
| | | number of bits per FIFO data |
| | | element. |
| | | The byte mode – false: a 16 bits |
| | | FIFO data element. The FIFO |
| | | depth is 8 entries. |
| | | The byte mode – true: an 8 bits |
| | | FIFO data element. The FIFO |
| | | depth is 16 entries. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| SpiClockFromTerm | false | When the SCB mode is SPI, |
| | | this parameter provides a clock |
| | | terminal to connect a clock |
| | | outside the component. |
| SpiFreeRunningSclk | false | When the SCB mode is SPI, |
| | | this parameter specifies the |
| | | SCLK generation by the master |
| | | as: gated or free running |
| | | (continuous). |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| SpiInterruptMode | Internal | When the SCB mode is SPI, |
| ' ' | | this parameter specifies the |
| | | interrupt mode. None: Removes |
| | | all interrupt support. Internal: |
| | | Leaves the interrupt SCBIRQ |
| | | inside the component - the |
| | | interrupt terminal becomes |
| | | invisible. External: Provides an |
| | | interrupt terminal to connect an |
| | | interrupt outside the component. |
| SpiIntrMasterSpiDone | false | When the SCB mode is SPI, |
| opinia masteropizene | laiss | this parameter enables the |
| | | SCB.INTR_M. SPI_DONE |
| | | interrupt source. |
| | | SCB.INTR M. SPI DONE: all |
| | | data are sent into TX FIFO and |
| | | the TX FIFO and the shifter |
| | | register are emptied. |
| | | Only applicable for SPI Master |
| | | mode. |
| SpiIntrRxFuII | true | When the SCB mode is SPI, |
| | | this parameter enables the |
| | | SCB.INTR_RX.FULL interrupt |
| | | source. |
| | | SCB.INTR RX.FULL trigger |
| | | condition: RX FIFO is full. |
| SpiIntrRxNotEmpty | true | When the SCB mode is SPI, |
| oparoutourinpty | 1140 | this parameter enables the |
| | | SCB.INTR_RX.NOT_EMPTY |
| | | interrupt source. |
| | | SCB.INTR RX.NOT EMPTY |
| | | trigger condition: RX FIFO is not |
| | | empty. There is at least one |
| | | entry to get data from. |
| | | entry to get data ironi. |



| Parameter Name | Value | Description |
|----------------------|-------|---|
| SpiIntrRxOverflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO. |
| SpiIntrRxTrigger | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel. |
| SpiIntrRxUnderflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO. |
| SpiIntrSlaveBusError | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode. |
| SpiIntrTxEmpty | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty. |
| SpiIntrTxNotFull | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data. |
| SpilntrTxOverflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. |



| Parameter Name | Value | Description |
|-------------------------|-------|---|
| SpilntrTxTrigger | false | When the SCB mode is SPI, |
| Spilliu 1X11iggei | laise | this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active |
| | | until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. |
| SpiIntrTxUnderflow | false | When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. |
| SpiLateMisoSampleEnable | false | When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. |
| SpiMedianFilterEnable | false | When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. |
| SpiMode | Slave | When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. |
| SpiNumberOfRxDataBits | 16 | When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. |
| SpiNumberOfSelectLines | 1 | When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines. |
| SpiNumberOfTxDataBits | 16 | When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction. |
| SpiOvsFactor | 12 | When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK. |
| SpiRemoveMiso | false | When the SCB mode is SPI, this parameter removes the MISO pin. |
| SpiRemoveMosi | false | When the SCB mode is SPI, this parameter removes the MOSI pin. |
| SpiRemoveSclk | false | When the SCB mode is SPI, this parameter removes the SCLK pin. |
| SpiRxBufferSize | 9 | When the SCB mode is SPI, this parameter defines the size of the RX buffer. |



| Parameter Name | Value | Description |
|-----------------------|----------------|---|
| SpiRxOutputEnable | false | When the SCB mode is SPI, |
| | | this parameter enables the RX |
| | | trigger output terminal of the |
| | | component. This terminal must |
| | | be connected to the DMA input |
| | | trigger or left unconnected. Only |
| | | applicable for devices which |
| | | have a DMA controller. |
| SpiRxTriggerLevel | 7 | When the SCB mode is SPI, |
| | | this parameter defines the |
| | | number of entries in the RX |
| | | FIFO to control the SCB.INTR |
| | | RX.TRIGGER interrupt event or |
| Co. Co. H.M. and a | ODUA - 4 ODOL | RX DMA trigger output. |
| SpiSclkMode | CPHA = 1, CPOL | When the SCB mode is SPI, |
| | = 1 | this parameter defines the serial |
| | | clock phase (CPHA) and |
| SpiScOBolority | Active Low | polarity (CPOL). When the SCB mode is SPI, |
| SpiSs0Polarity | Active Low | this parameter specifies active |
| | | polarity of slave select 0. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| SpiSs1Polarity | Active Low | When the SCB mode is SPI, |
| Spide in diamy | 7104110 2011 | this parameter specifies active |
| | | polarity of slave select 1. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| SpiSs2Polarity | Active Low | When the SCB mode is SPI, |
| | | this parameter specifies active |
| | | polarity of slave select 2. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| 0 :0 00 1 : | A (;) | 4100 M/PSoC 4200 M devices. |
| SpiSs3Polarity | Active Low | When the SCB mode is SPI, |
| | | this parameter specifies active |
| | | polarity of slave select 3. Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| SpiSubMode | Motorola | When the SCB mode is SPI, |
| - Opioublylouc | เขางเงางเล | this parameter defines the sub |
| | | mode of the SPI as: Motorola, |
| | | TI(Start Coincides), TI(Start |
| | | Precedes), or National |
| | | Semiconductor. |
| SpiTransferSeparation | Continuous | When the SCB mode is SPI, |
| | | this parameter defines the type |
| | | of SPI transfers separation as: |
| | | continuous or separated. |
| SpiTxBufferSize | 9 | When the SCB mode is SPI, |
| | | this parameter defines the size |
| | | of the TX buffer. |



| Parameter Name | Value | Description |
|--------------------|------------|--|
| SpiTxOutputEnable | false | When the SCB mode is SPI, |
| | | this parameter enables the TX |
| | | trigger output terminal of the |
| | | component. This terminal must |
| | | be connected to the DMA input |
| | | trigger or left unconnected. Only |
| | | applicable for devices which |
| | | have a DMA controller. |
| SpiTxTriggerLevel | 0 | When the SCB mode is SPI, |
| | | this parameter defines the |
| | | number of entries in the TX |
| | | FIFO to control the SCB.INTR |
| | | TX.TRIGGER interrupt event or |
| 2 74 1 5 11 | | TX DMA trigger output. |
| SpiWakeEnable | false | When the SCB mode is SPI, |
| | | this parameter enables wakeup |
| | | from Deep Sleep on slave |
| H 15 1 M 1 5 11 | | select event. |
| UartByteModeEnable | false | When the SCB mode is UART, |
| | | this parameter specifies the |
| | | number of bits per FIFO data element. |
| | | The byte mode – false: a 16 bits |
| | | FIFO data element. The FIFO |
| | | depth is 8 entries. |
| | | The byte mode – true: an 8 bits |
| | | FIFO data element. The FIFO |
| | | depth is 16 entries. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| UartClockFromTerm | false | When the SCB mode is UART, |
| | | this parameter provides a clock |
| | | terminal to connect a clock |
| | | outside the component. |
| UartCtsEnable | false | When the SCB mode is UART, |
| | | this parameter enables the cts |
| | | input. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | | 4100 M/PSoC 4200 M devices. |
| UartCtsPolarity | Active Low | When the SCB mode is UART, |
| | | this parameter specifies active |
| | | polarity of an input cts signal. |
| | | Only applicable for PSoC 4100 |
| | | BLE/PSoC 4200 BLE/PSoC |
| | 445000 | 4100 M/PSoC 4200 M devices. |
| UartDataRate | 115200 | When the SCB mode is UART, |
| | | this parameter specifies the |
| | | Baud rate in bps (up to 1000 kbps); the actual rate may differ |
| | | based on available clock |
| | | frequency and component |
| | | settings. This parameter has no |
| | | effect if the Clock from terminal |
| | | parameter is enabled. |
| | | parameter is enabled. |



| Parameter Name | Value | Description |
|---------------------|---------|---|
| UartDirection | TX + RX | When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously. |
| UartDropOnFrameErr | false | When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event. |
| UartDropOnParityErr | false | When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error event. |
| UartInterruptMode | None | When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component. |
| UartIntrRxFrameErr | false | When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAME ERROR interrupt source. SCB.INTR_RX.FRAME ERROR trigger condition: frame error in received data frame. |
| UartIntrRxFull | false | When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full. |
| UartIntrRxNotEmpty | false | When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from. |
| UartIntrRxOverflow | false | When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO. |
| UartIntrRxParityErr | false | When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source. SCB.INTR_RX.PARITY ERROR trigger condition: parity error in received data frame. |



| Parameter Name | Value | Description |
|---------------------|-------|---|
| UartIntrRxTrigger | false | When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. |
| | | SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by |
| | | UartRxTriggerLevel. |
| UartIntrRxUnderflow | false | When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO. |
| UartIntrTxEmpty | false | When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty. |
| UartIntrTxNotFull | false | When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data. |
| UartIntrTxOverflow | false | When the SCB mode is UART, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. |
| UartIntrTxTrigger | false | When the SCB mode is UART, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by UartTxTriggerLevel. |
| UartIntrTxUartDone | false | When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source. SCB.INTR_TX.UART_DONE trigger condition: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied. |



| Parameter Name | Value | Description |
|---------------------------|---------------|---|
| UartIntrTxUartLostArb | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.UART_ARB |
| | | LOST interrupt source. |
| | | SCB.INTR_TX.UART_ARB |
| | | LOST trigger condition: UART lost arbitration, the value driven |
| | | on the TX line is not the same |
| | | as the value observed on the |
| | | RX line. This event is useful |
| | | when the transmitter and the |
| | | receiver share a TX/RX line. |
| | | Only applicable for UART |
| | | SmartCard mode. |
| UartIntrTxUartNack | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.UART_NACK |
| | | interrupt source. SCB.INTR TX.UART NACK |
| | | trigger condition: UART |
| | | transmitter received a negative |
| | | acknowledgement. |
| | | Only applicable for UART |
| | | SmartCard mode. |
| UartIntrTxUnderflow | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | SCB.INTR_TX.UNDERFLOW |
| | | interrupt source. |
| | | SCB.INTR_TX.UNDERFLOW trigger condition: attempt to |
| | | read from an empty TX FIFO. |
| UartIrdaLowPower | false | When the SCB mode is UART, |
| Gartin da Zonn on on | laiss | this parameter enables the low |
| | | power receiver option. |
| | | Only applicable for UART IrDA |
| | | mode. |
| UartIrdaPolarity | Non-Inverting | When the SCB mode is UART, |
| | | this parameter inverts the |
| | | incoming RX line signal. |
| | | Only applicable for UART IrDA mode. |
| UartMedianFilterEnable | false | When the SCB mode is UART, |
| Caravicalari inci Eriabie | laise | this parameter applies a digital |
| | | 3 tap median filter to the UART |
| | | input line. |
| UartMpEnable | false | When the SCB mode is UART, |
| | | this parameter enables the |
| | | UART multi-processor mode. |
| | | Only applicable for UART |
| LL - that Don't | f. 1 | Standard mode. |
| UartMpRxAcceptAddress | false | When the SCB mode is UART, |
| | | this parameter define whether to put the matched UART address |
| | | into RX FIFO. |
| | | Only applicable for UART multi- |
| | | processor mode. |
| L | 1 | |



| Parameter Name | Value | Description |
|----------------------|------------|--|
| UartMpRxAddress | 2 | When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multiprocessor mode. |
| UartMpRxAddressMask | 255 | When the SCB mode is UART, this parameter defines the address mask in multiprocessor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multiprocessor mode. |
| UartNumberOfDataBits | 8 bits | When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word. |
| UartNumberOfStopBits | 1 bit | When the SCB mode is UART, this parameter defines the number of Stop bits. |
| UartOvsFactor | 12 | When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK. |
| UartParityType | None | When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely. |
| UartRtsEnable | false | When the SCB mode is UART, this parameter enables the rts output. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| UartRtsPolarity | Active Low | When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| UartRtsTriggerLevel | 4 | When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Only applicable for PSoC 4100 BLE/PSoC 4200 BLE/PSoC 4100 M/PSoC 4200 M devices. |
| UartRxBufferSize | 8 | When the SCB mode is UART, this parameter defines the size of the RX buffer. |



| Parameter Name | Value | Description |
|---------------------------------------|----------|---|
| UartRxOutputEnable LartRxTrigger and | false | When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller. When the SCB mode is UART, |
| UartRxTriggerLevel | 7 | this parameter defines the number of entries in the RX FIFO to trigger control the SCB.INTR_RX.TRIGGER interrupt event or RX DMA trigger output. |
| UartSmCardRetryOnNack | false | When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode. |
| UartSubMode | Standard | When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA. |
| UartTxBufferSize | 8 | When the SCB mode is UART, this parameter defines the size of the TX buffer. |
| UartTxOutputEnable | false | When the SCB mode is UART, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller. |
| UartTxTriggerLevel | 0 | When the SCB mode is UART, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output. |
| UartWakeEnable | false | When the SCB mode is UART, this parameter enables the wakeup from Deep Sleep on start bit event. The actual wakeup source is RX GPIO. The skip start UART feature allows it to continue receiving bytes. |

8.4 Component type: SW_Tx_UART [v1.50]

8.4.1 Instance DEBUG

Description: Software Transmit UART

Instance type: SW_Tx_UART [v1.50]
Datasheet: online component datasheet for SW_Tx_UART



Table 16. Component Parameters for DEBUG

| Parameter Name | Value | Description |
|---------------------|--------|----------------------------------|
| BaudRate | 9600 | This parameter specifies the |
| | | baud rate of the component in |
| | | bps. |
| PinAssignmentMethod | Static | This parameter specifies the |
| | | method by which the |
| | | component's output pin is |
| | | assigned. Static indicates that |
| | | the component will contain a |
| | | buried pin that will be assigned |
| | | in the cydwr file. Dynamic |
| | | requires that the pin be |
| | | specified via the StartEx() API. |



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
 - Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 4 register map is covered in the PSoC 4 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide

 - § CY_GET API routines§ CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 4 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 4 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the System Reference Guide
 - CyWdť API routinės

PSoC4Master Datasheet 47 05/26/2016 20:41