

Performance analysis of a stencil power method

Victor Eijkhout*, Yojan Chitkara, Daksh Chaplot

July 2, 2024

1 Introduction

In this paper we consider the parallelization of the ‘power method’.

Computationally, the power method is an attractive paradigmatic example in that it exhibits the most common parallelism patterns:

- independent or ‘convenient’ parallelism;
- global reduction operations
- point-to-point communications.

As follows. The method is given by

```
Let  $A$  a matrix of interest
Let  $x$  be a random vector
For iterations until convergence
  compute the product  $y \leftarrow Ax$ 
  compute the norm  $\gamma = \|y\|$ 
  normalize  $x \leftarrow y/\gamma$ 
```

where in the limit γ will be the largest eigenvalue of A , and x the corresponding eigenvector.

The basis to parallelizing the power method lies in the distribution of x . Each processing element p , whether that be a core or processor, takes care (in a sense that we will later defined) of a disjoint set of indices I_p . The operations then are:

- The normalization step has independent parallelism: each component $y_i = x_i/\gamma$ can be independently computed, so each process p can compute y_i for $i \in I_p$ fully independently;
- Computing γ is a all-reduction: each processing element p first computes $\gamma_p = \sqrt{\sum_{i \in I_p} y_i^2}$ independently, and $\gamma = \sqrt{\sum_p \gamma_p^2}$ is then formed by combination, and made available to all p ;
- Finally, for the operator A we assume a sparse matrix, for instance a Finite Difference (FD) stencil for a Partial Differential Equation (PDE), or a *convolution* kernel. This is characterized by each component y_i of the output needing several components x_j of the input.

* eijkhout@tacc.utexas.edu, Texas Advanced Computing Center, The University of Texas at Austin.

1.1 Loop parallelism in our example

In our power method application a first example of a parallel loop is scaling an array by a factor.

```
template< typename real >
void bordered_array_1d<real>::scale_interior
( const linalg::bordered_array_base<real>& _other, real factor ) {
// upcast base to derived type
const auto& other =
dynamic_cast<const linalg::bordered_array_1d<real>&>(_other);
auto out = this->data();
auto in = other.data();
auto m = this->m(), n = this->n(), n2b = this->n2b();
auto border = this->border();
#pragma omp parallel for
for ( int64_t i=0; i<m; i++ )
    for ( int64_t j=0; j<n; j++ )
        out[ IINDEX(i,j) ] = in[ IINDEX(i,j) ] * factor;
};
```

Some remarks.

1. The loop bounds are set to range only over the size of the interior of the *mdspan*. Later we will explore using a range-based loop and dispensing with indexing entirely. However, that is not always possible.
2. We are using a tradition macro to translate from two-dimensional to one-dimensional indexing, skipping the border points:

```
// oned.cpp
#define IINDEX( i,j ) ((i)+border)*n2b + (j)+border
```

Later we will discuss other indexing schemes.

3. The *data2d* method gives an *mdspan* object:

Class data:

```
private:
real *_data{nullptr};
md::mdspan<
    real,
    md::dextents<std::int64_t,2>
    > cartesian_data;
```

Accessor:

```
///! pointer to the data as 2D array
auto& data2d() {
    return cartesian_data; };
const auto& data2d() const {
    return cartesian_data; };
```

so we can use the two-dimensional $[i, j]$ type indexing.

1.2 Reduction in the example application

The ℓ_2 reduction of our example application looks in code like:

```
template< typename real >
real bordered_array_span<real>::l2norm() {
    real sum_of_squares{0};
```




Figure 1: Structure of a reduction of four items on two threads, where u is the user-supplied initial value, and i is the natural initial value for the reduction operator.

```

auto array = this->data2d();
#pragma omp parallel for reduction(+:sum_of_squares)
for ( auto ij : this->inner() ) {
    auto [i,j] = ij;
    auto v = array[i,j];
    sum_of_squares += v*v;
}
return std::sqrt(sum_of_squares);
};

```

OpenMP resolves the race condition on the reduction variable by giving each thread a local copy of `sum_of_squares`, summing into that, and adding the local copies together in the end.

1.3 Five-point stencil

The evaluation of the 5-point difference operator is perfectly parallel in that there are no dependencies between the points of the output vector. However, the loop is more complicated than the scaling operation above:

```

template< typename real >
void bordered_array_1d<real>::central_difference_from
( const linalg::bordered_array_base<real>& _other, bool trace ) {
    // upcast base to derived type
    const auto& other = dynamic_cast<const linalg::bordered_array_1d<real>&>(_other);
    auto out = this->data();
    auto in = other.data();
    auto m = this->m(), n = this->n(), n2b = this->n2b();
    auto border = this->border();
    #pragma omp parallel for
    for ( int64_t i=0; i<m; i++ ) {
        for ( int64_t j=0; j<n; j++ ) {

```

```

    out[ IINDEX(i, j) ] = 4*in[ IINDEX(i, j) ]
    - in[ IINDEX(i-1, j) ] - in[ IINDEX(i+1, j) ]
    - in[ IINDEX(i, j-1) ] - in[ IINDEX(i, j+1) ];
}
}

```

While this operation is somewhat like a ‘transform’ range operation, the complexity of the right-hand-side indexing precludes using an actual range algorithm. Therefore, in later versions of this code we will range over the indices, rather than the actual data.

2 Example application: tests and discussion

There are various ways we can parallelize our example application.

2.1 Indexing mode 1D

Above in section 1.1 we already showed the simplest parallelization scheme: we loop two-dimensionally over the index space, and translate that through a C Preprocessor (CPP) macro to one-dimensional indexing in a traditional container. The loops are then parallelized by OpenMP.

In graphs to follow we indicate this mode by `oned`.

We designate by `clps` this same code, but adding `collapse(2)` to each OpenMP loop nest.

2.2 mdspan indexing

While the scaling and the norm calculation can be expressed as range algorithms, doing so for the five-point stencil update is trickier, so we take a two-step approach:

1. We access data through an *mdspan*, so that have multidimensional indexing:

<pre> private: real *_data{nullptr}; md::mdspan< real, md::dextents<std::int64_t, 2> > cartesian_data; </pre>	<pre> //! pointer to the data as 2D array auto& data2d() { return cartesian_data; }; const auto& data2d() const { return cartesian_data; }; </pre>
---	--

2. We define the iteration space as a *cartesian_product* range view:

```

auto inner() {
    const auto& s = data2d();
    int b = this->border();
    std::int64_t
        lo_m = static_cast<std::int64_t>(b),
        hi_m = static_cast<std::int64_t>(s.extent(0)-b),
        lo_n = static_cast<std::int64_t>(b),

```

```

        hi_n = static_cast<std::int64_t>(s.extent(1)-b);
    return rng::views::cartesian_product
        ( rng::views::iota(lo_m,hi_m),rng::views::iota(lo_n,hi_n) );
};

```

This allows us to write, cleanly and compactly:

```

// span.cpp
template< typename real >
void bordered_array_span<real>::central_difference_from
    ( const linalg::bordered_array_base<real>& _other, bool trace ) {
    const auto& other =
        dynamic_cast<const linalg::bordered_array_span<real>&>(_other);
    auto out = this->data2d();
    auto in = other.data2d();
    #pragma omp parallel for
    for ( auto ij : this->inner() ) {
        auto [i,j] = ij;
        out[ i,j ] = 4*in[ i,j ]
            - in[ i-1,j ] - in[ i+1,j ] - in[ i,j-1 ] - in[ i,j+1 ];
    }
};

```

In graphs to follow we indicate this mode by span.

2.3 DIY cartesian product

2.4 Kokkos and Sycl

We also use the Kokkos and Sycl libraries in their ‘host’ mode. In graphs to follow we indicate these modes by kokkos and sycl respectively.

2.4.1 Sycl

Sycl is an open standard that targets heterogeneous parallelism through strict standard C++.

The preferred mechanism for handling memory coherence is through buffers. Host memory is wrapped in a buffer structure:

```

std::vector<real> Mat_A(msize*nsiz);
buffer<real,2> Buf_a(Mat_A.data(),range<2>(msize,nsiz));

```

This memory can then transparently be accessed in a kernel, where coherence is ensured by the runtime. This turns out to be as efficient as more explicit mechanisms.

```

q.submit([&] (handler &h) {
    accessor D_a(Buf_a,h,write_only);

    h.parallel_for
        (range<2>(msize-2,nsiz-2),
          [=] (auto index) {

```

```

        auto row = index.get_id(0) + 1;
        auto col = index.get_id(1) + 1;
        D_a[row][col] = 1.;
    });
}).wait();

```

Note that Sycl has a true two-dimensional indexing mode.

We see that the `parallel_for` construct resembles a C++ range algorithm: it combines a range – though of the index space, not the data space – and a lambda expression to be applied at each point.

Note the, somewhat contrived, index shifting that we have to apply in order to range over the interior of the index space.

2.4.2 Kokkos

Kokkos is the execution layer of the Trilinos project. It is, like Sycl, a data-parallel programming mode that supports by host and device execution with the same code. Unlike Sycl there is no explicit queue; instead, objects are explicitly associated with the host or device data space.

```

// diff2d.cpp
using MemSpace = Kokkos::HostSpace;
using Layout = Kokkos::LayoutRight;
using HostMatrixType = Kokkos::View<real**, Layout, MemSpace>;
HostMatrixType x("x", msize, nsize );

```

Like Sycl, there are explicit parallelism constructs. These closely resemble C++ range algorithms, specifying an explicit index space over which to iterate, and the lambda expression to apply at each index.

```

Kokkos::parallel_for
("Update x",
 Kokkos::MDRangePolicy<Kokkos::Rank<2>>({1, 1}, {msize-1, nsize-1}),
 KOKKOS_LAMBDA(int i, int j) {
    x(i, j) = Ax(i, j) / norm;
});

```

2.5 Timing comparison

Let's compare various implementation strategies. Test given here are on an *Intel Sapphire Rapids* dual socket node with 112 cores total. We compare the Intel 2024 (figure 2) and GCC 13 (figure 3) compilers.

In figure 4 we compare three generations of Intel processors:

- *Intel Sky Lake* in the *TACC Stampede2* cluster, in a two-socket configuration with a total of 40 cores;




Figure 2: Comparing implementation strategies, Intel 2024 compiler on a 112-core Sapphire Rapids node.

- *Intel Cascade Lake* in the *TACC Frontera* cluster, in a two-socket configuration with a total of 56 cores;
- *Intel Ice Lake* in the *TACC Stampede3* cluster, in a two-socket configuration with a total of 80 cores;

In the left graph we see that the runtimes are roughly equal for low core counts; the main difference is that Sky Lake and Cascade Lake reach their maximum performance well short of the total core count, while Ice Lake does not show this behavior.

In the right graph we read out the maximum bandwidth that is reached.

We need to start by explaining how we measure the bandwidth. We do this indirectly:

- The five-point stencil application loads 5 elements from the input, loads the output vector, and writes it; this would come to 7 data accesses per i, j point calculation.
- However, subsequent points from each i or $i - 1$ or $i + 1$ line come from the same cacheline, so effectively we 3 accesses from the input vector, for 5 total.
- Added to this, lines easily fit in L2 cache, so after the line for one $i + 1$ value has been loaded, it will be used as the i line in the next iteration, and the $i - 1$ line in the iteration thereafter. Thus, we really have only 1 DRAM access for the input vector per i, j point calculation, for a total of 3 access.
- Finally, the Ice Lake processor can, in certain circumstances, convert the calculation to a ‘streaming store’, so the load of the output vector doesn’t need to be counted.

The interesting figure here is the aggregate bandwidth. Usually this is less than the single-core bandwidth times the number of cores, but with the Ice Lake we see it scaling quite far.




Figure 3: Comparing implementation strategies, Gcc 2024 compiler on a 112-core Sapphire Rapids node.

Processor	single core bw attained/peak	aggregate bandwidth attained/peak
Cascade Lake	13/xx	230/281
Ice Lake	14/xx	307/409

Acknowledgement This work was supported by the Intel OneAPI Center of Excellence, and the TACC STAR Scholars program, funded by generous gifts from TACC industry partners, including Intel, Shell, Exxon, and Chevron.

Part I

Appendix

Table ?? left.

```
cores, oned, clps, span, kokkos, sycl,
1, 5511, 25269, 82747, 10029, 14541,
11, 500, 2290, 7720, 1237, 1471,
22, 253, 1148, 3874, 883, 824,
33, 171, 763, 2649, 649, 580,
44, 129, 573, 2007, 625, 463,
56, 105, 452, 1587, 544, 371,
67, 90, 378, 1383, 504, 353,
78, 80, 325, 1156, 502, 345,
89, 69, 285, 1015, 495, 351,
```





Figure 4: Generations of Intel processors (OpenMP)

100, 64, 254, 909, 502, 357,
112, 61, 228, 820, 356, 328,

Right.

```
cores, oned, clps, span, kokkos, sycl,
1, 1.0, 1.0, 1.0, 1.0, 1.0,
11, 11.022, 11.034497816593886, 10.718523316062177, 8.10751818916734, 9.885112168592794,
22, 21.782608695652176, 22.011324041811847, 21.35957666494579, 11.357870894677237,
17.646844660194176,
33, 32.228070175438596, 33.11795543905636, 31.23707059267648, 15.453004622496147,
25.070689655172412,
44, 42.72093023255814, 44.09947643979058, 41.229197807673145, 16.0464,
31.406047516198704,
56, 52.48571428571429, 55.90486725663717, 52.140516698172654, 18.435661764705884,
39.19407008086253,
67, 61.233333333333334, 66.84920634920636, 59.831525668835866, 19.898809523809526,
41.19263456090651,
78, 68.8875, 77.75076923076924, 71.58044982698962, 19.97808764940239, 42.14782608695652,
89, 79.8695652173913, 88.66315789473684, 81.52413793103449, 20.26060606060606,
41.427350427350426,
100, 86.109375, 99.48425196850394, 91.03080308030803, 19.97808764940239,
40.73109243697479,
112, 90.34426229508196, 110.82894736842105, 100.9109756097561, 28.171348314606742,
44.332317073170735,
```

Table ?? left.

```
cores, oned, clps, span, kokkos,
1, 7431, 10802, 23109, 11178,
```

11, 677, 983, 2333, 1187,
 22, 343, 493, 1251, 762,
 33, 232, 333, 816, 599,
 44, 177, 250, 618, 537,
 56, 146, 199, 486, 462,
 67, 125, 169, 409, 441,
 78, 121, 150, 375, 451,
 89, 107, 135, 358, 466,
 100, 96, 125, 372, 491,
 112, 113, 120, 375, 517,

Right.

cores, oned, clips, span, kokkos,
 1, 1.0, 1.0, 1.0, 1.0,
 11, 10.976366322008863, 10.988809766022381, 9.905272181740248, 9.417017691659646,
 22, 21.664723032069972, 21.91075050709939, 18.47242206235012, 14.669291338582678,
 33, 32.0301724137931, 32.43843843843844, 28.31985294117647, 18.66110183639399,
 44, 41.983050847457626, 43.208, 37.39320388349515, 20.81564245810056,
 56, 50.897260273972606, 54.28140703517588, 47.54938271604938, 24.194805194805195,
 67, 59.448, 63.917159763313606, 56.50122249388753, 25.346938775510203,
 78, 61.413223140495866, 72.01333333333334, 61.624, 24.784922394678492,
 89, 69.44859813084112, 80.01481481481481, 64.55027932960894, 23.987124463519315,
 100, 77.40625, 86.416, 62.12096774193548, 22.765784114052952,
 112, 65.76106194690266, 90.01666666666667, 61.624, 21.620889748549324,

Table 4 left.

skx

cores, skx,
 1, 126585,
 4, 31692,
 9, 14099,
 14, 9084,
 19, 6699,
 24, 5314,
 28, 9078,
 33, 8210,
 38, 6704,
 43, 5972,
 48, 5658,

csx

cores, csx,
 1, 109887,
 5, 22172,
 11, 10075,
 16, 6934,
 22, 5066,
 28, 4092,
 33, 3561,
 39, 2888,

44, 2559,
50, 2304,
56, 7479,

icx

cores, icx,
1, 60636,
8, 9496,
16, 3840,
24, 2580,
32, 1949,
40, 1964,
48, 3249,
56, 2676,
64, 2341,
72, 1934,
80, 1917,

spr

cores, spr,
1, 52979,
11, 4852,
22, 2428,
33, 1626,
44, 1222,
56, 967,
67, 1597,
78, 1516,
89, 1211,
100, 1079,
112, 1164,