





INSALUBYTE

Processador 16 bits, RISC, MIPS

Alunos: Victor Hugo, Giovana Oliveira e Ryan Kayky Disciplina: Arquitetura e Organização de Computadores

Professor: Herbert Oliveira Rocha

Semestre: ERE 2023.2 30 de Novembro de 2023

Boa Vista - RR

CARACTERISTICAS DO PROCESSADOR

- 1 Processador 16 bit, 65 536 linhas de código em um programa
- 2 16 bytes de espaço na memória RAM;
- 3 16 registradores disponíveis
- O J realiza um salto de 4095 linhas

TIPO DE INSTRUÇÕES

Tipo R

4 bits	4 bits	4 bits	4 bits
15-12	11-8	7-4	3-0
Opcode	Reg1	Reg2	Reg3

• Este formato aborda instruções instruções baseadas em operações aritméticas, como add, sub e mult.

- 1 ULA or ALU e Branch Helper
- 2 Somador, PC, Divisor de instruções, Extensor de sinal 4x16 bits
- Unidade de controle UC
- 4 Memória RAM
- Banco de registradores
- 6 Multiplexador

PC

• Trecho do código do somador

```
LIBRARY IEEE;
        USE IEEE STD_LOGIC_1164 ALL;
      ⊟ENTITY PC IS
             PORT (
                clock: in std_logic; -- sinal do clock
enderecoDEentrada: in std_logic_vector (15 downto 0); --Sinal do enderço
enderencoDEsaida: out std_logic_vector (15 downto 0)
); --Sinal da saida do endereço
 6
10
        END PC;
11
      □architecture BEHAVIOR of PC is
13
      BEGIN
14
             process (clock)
15
             BEGIN
16
                 IF RISING_EDGE(clock) THEN
                     enderencoDEsaida <= enderecoDEentrada;
18
                 END IF;
19
             END PROCESS;
20
       -END;
21
```

SOMADOR

 Trecho do código do somador

```
⊟--somador
      --PC
     L--Bibliotecas e pacotes
      LIBRARY IEEE;
      USE IEEE.std_logic_1164.all;
      USE IEEE.STD_LOGIC_UNSIGNED.ALL;
      --Entidade
     ⊟entity somador is
10
          port(
11
          clock:
                       in std_logic;
                      in std_logic_vector(15 downto 0);
out std_logic_vector(15 downto 0)
12
          entrada:
13
          saida:
14
15
      end entity;
16
     □architecture Behavior of somador is
18
     ⊟begin
19
          --Quando clock subir para nivel alto
20
          --a saida vai pegar a proxma linha de endereço
21
          process(clock, entrada)
22
          begin
23
             saida <= entrada + '1';
24
          end process;
25
     Lend architecture;
26
```

DIVISOR DE INSTRUÇÕES

Trecho do código do divisor

```
⊟--Divisor
     L--Divisor da instruções da rom
      LIBRARY IEEE;
      USE IEEE.STD_LOGIC_1164.ALL;
 6
7
     ⊟entity Divisor is
          port(
 8
                                    in std_logic_vector(15 downto 0);
          instrucao:
                                    out std_logic_vector(3 downto 0);
out std_logic_vector(15 downto 0)
 9
          opcode, rs, rt, rd:
10
          endereco:
11
12
     Lend entity;
     □architecture behavior of Divisor is
13
14
     ⊟begin
15
          opcode <= instrucao(15 downto 12);
16
          rs <= instrucao(11 downto 8);
17
          rt <= instrucao(7 downto 4);
18
          rd <= instrucao(3 downto 0);</pre>
19
          endereco(11 downto 0) <= instrucao(11 downto 0);
20
          endereco(15 downto 12) <= (others =>'0');
21
     Lend architecture;
22
```

EXTENSOR DE SINAL 4x16bits

 Trecho do código do extensor de sinal 4xbits

```
□--Extensor 4x16
     L--Bibliotecas e pacotes
      LIBRARY IEEE;
      USE IEEE.std_logic_1164.all;
      USE IEEE.STD_LOGIC_UNSIGNED.ALL;
      --Entidade
     ⊟entity Extensor4x16 is
          port(
                       in std_logic_vector(3 downto 0);
out std_logic_vector(15 downto 0)
          entrada:
10
          saida:
11
12
     Lend entity;
     □architecture Behavior of Extensor4x16 is
14
     ⊟begin
15
          process(entrada)
16
          begin
17
             saida(3 downto 0) <= entrada;
18
             saida(15 downto 4) <= (others =>'0');
19
          end process;
20
     -end architecture;
21
```

MEM. ROM

 Trecho do código da ROM

```
-- Entidade
        ⊟entity Rom is
24
                   port(
                                            : in std_logic;
                           Clock
26
                          endereco : in std_logic_vector(15 downto 0);
27
                                           : out std_logic_vector(15 downto 0)
28
          end entity;
30
        □architecture Behavior of Rom is
          type memoria_array is array(natural range <>) of std_logic_vector(15 downto 0);
33
         constant operacoes : memoria_array(0 to 17) :=
34
35
        ⊟(
                      Testes Sub e Add| funcionando
        □--
                      0 => "0001000000000011", -- Addi S0 S0 3

1 => "0001000100010001", -- Addi S1 S1 1

2 => "0011000000000001", -- Subi S0 S0 1

3 => "00100010000000001", -- Sub S2 S0 S1
38
39
40
                      Testes Beq e Li
                      0 => "01100000000000010",

1 => "0110000100010010",

2 => "10000000000000001",

3 => "0111000000010101",

4 => "00010000000000001",
                                                                         -- If SO == S1
45
                                                                         -- Beq S0 == S1 Jump 0101
46
                                                                         -- Addi S0 S0 1
47
                       5 => "00010000000000010".
                                                                         -- Addi 50 50 2
48
49
                       Teste fibonacci
                     Teste fibonacci

0 => "0001000000000000", -- Addi S0 0

1 => "01010000000000000", -- Sw S0

2 => "00010000000000001", -- Addi S0 1

3 => "0001000100010001", -- Addi S1 1

4 => "0100001000100000", -- Lw S2 00

5 => "0000001000100001", -- Add S2 S1

6 => "00000001000100000", -- Add S1 S0

7 => "01000000000000000", -- Lw S0 00

8 => "000000000000000000", -- Add S0 S2

9 => "1001000000000000000", -- J 0100
50
51
52
53
54
55
56
57
58
59
60
                      Teste fatorial fat
                       0 => "011000000001000",
                                                                         -- n Li SO 0
```

TIPO DE INSTRUÇÕES

Tabela geral de instruções

Opcode	Nome	Formato	Breve Descrição	Exemplo
0000	ADD	R	Soma	add \$S0, \$S1, \$S2, ou seja, \$S0 := \$S1+\$S2
0001	ADDi	I	Soma Imediata	addi \$S0, \$S1, X, ou seja, \$S0 := \$S1+X
0010	SUB	R	Subtração	sub \$S0, \$S1, \$S2, ou seja, \$S0 := \$S1 - \$S2
0011	SUBi	I	Subtração Imediata	subi \$S0, \$S1, X, ou seja, \$S0 := \$S1-X
0100	LW	I	Load Word	lw \$50, 0(\$0)
0101	SW	I	Store Word	sw \$50, 0(\$0)
0110	LI	I	Load Imediato	li \$S0, 31
0111	BEQ	R	Salto Condicional	beq \$S0, \$S1, L1
1000	IF	R	Condição	If \$SO, \$S1
1001	J	J	Salto	J L1
1010	MULT	R	Multiplicação	mult \$\$0, \$\$1, \$\$2, ou seja, \$\$0 := \$\$1*\$\$2
1011	MULTi	ı	Multiplicação	multi \$S0, \$S1, X, ou seja, \$S0 := \$S1*X
		imetiada		

ULA

Trecho do código da ula

```
--Entidade
    ⊟entity Ula is
     □ PORT(
12
                clock:
                                 in std_logic;
                                 in std_logic_vector(3 downto 0);
in std_logic_vector(15 downto 0);
out std_logic_vector(15 downto 0);
13
                 Aluop:
14
                rs,rd:
15
                resultado:
                                 out std_logic
16
17
18
     Lend entity;
     □architecture Behavior of Ula is
      Signal in_branch_helper, out_branch_helper: std_logic;
20
21
22
    icomponent Branch_helper is
23
          port(
24
             A: in std_logic;
25
             S: out std_logic
26
27
      -end component;
28
      begin
29
          Bh: Branch_helper port map(in_branch_helper, out_branch_helper);
30
31
32
          process (Clock, AluOp, rs, rd, in_branch_helper, out_branch_helper)
     Ġ
33
          begin
34
             case AluOp is
35
36
                when "0000" | "0001" => --add
37
                    resultado <= rs + rd;
38
39
                when "0010" | "0011" => --sub
                    resultado <= rs - rd:
40
41
                when "0100" => --lw
42
43
                    resultado <= rs;
44
45
                when "0101" => --sw
46
                    resultado <= rs;
47
                when "0110" => --li
48
                    resultado <= rd;
```

ULA

Trecho do código da ula

```
WHEN "0111" => --Beq
50
                   if out_branch_helper = '1' then
51
52
                      z <= '1':
53
                   else
54
                      z \le '0';
55
                   end if;
56
                   resultado <= "00000000000000000";
57
58
                when "1000" => -- if
                   if rs = rd then
59
60
                      in_branch_helper <= '1';
61
                   else
62
                      in_branch_helper <= '0';
63
                   end if;
                   resultado <= "0000000000000000";
64
                when "1010" | "1011" => --mult
65
                   resultado <= rs(7 downto 0) * rd(7 downto 0);
66
                when others => --J
67
                   resultado <= "00000000000000000";
68
69
                end case;
70
             end process;
      end architecture;
71
```

MULTIPLEXADOR

 Trecho do código do multiplexador

```
□ --Porta multiplexador
     L--Bibliotecas e pacotes
      LIBRARY IEEE;
      USE IEEE.std_logic_1164.all;
4567890123456789
      --Entidade

☐ entity multiplexador is
         port(
             a, b: in std_logic_vector(15 downto 0);
                       in std_logic;
out std_logic_vector(15 downto 0)
      end entity;
      --Arquitetura
    □architecture Behavior of multiplexador is
    ⊟begin
         z \ll a \text{ when } s = '0'
         else b;
     Lend architecture;
```

UNIDADE DE CONTROLE

Trecho do código da UC

```
--Entidade
     ⊟entity Uc is
     □ PORT(
               clock: in std_logic;
                          : in std_logic_vector(3 downto 0);
10
               opCode
               Aluop : out std_logic_vector(3 downto 0);
Jump,Branch,MemRead,MemtoReg,MemWrite,RegWrite,AluSrc: out std_logic
11
12
13
14
     Lend entity;
     ⊟architecture Behavior of Uc is
     ⊟begin
17
          process(clock,opcode)
         Constant Add : Std_logic_vector(3 downto 0)
18
         Constant Addi : Std_logic_vector(3 downto 0)
19
                                                           := "0001":
                          : Std_logic_vector(3 downto 0)
20
                                                           := "0010"
         Constant Sub
                                                           := "0011"
         Constant Subi : Std_logic_vector(3 downto 0)
21
                          : Std_logic_vector(3 downto 0)
                                                           := "0100"
         Constant Lw
                          : Std_logic_vector(3 downto 0)
23
                                                           := "0101"
         Constant Sw
                          : STD_LOĞIC_VECTOR(3 downto 0)
24
         Constant Li
                          : Std_logic_vector(3 downto 0)
25
         Constant Beq
         Constant If_op : std_logic_vector(3 downto 0)
26
                                                           := "1000"
27
         Constant J
                          : Std_logic_vector(3 downto 0)
28
         Constant Mult : Std_logic_vector(3 downto 0)
         Constant Multi : Std_logic_vector(3 downto 0) := "1011";
29
30
31
32
          begin
33
             case OpCode is
34
                when Add =>
35
                             <= "00000":
                   Aluop
36
                   Regwrite <=
37
                   Jump
38
                   Branch
39
                   MemRead
40
                   MemToReg <=
41
                   MemWrite <=
                   Alusrc
42
43
```

MEM. RAM

 Trecho do código da memória RAM


```
library IEEE;
 2
      USE IEEE.STD_LOGIC_1164.ALL;
      USE IEEE.numeric_std.ALL;
    ⊟entity Ram is
    ⊟port (
         clock,WRITE_MEMORY, READ_MEMORY: in std_logic;
         ENDERECO: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
 8
         DATA_IN: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
         DATA_OUT: out STD_LOGIC_VECTOR (15 DOWNTO 0)
10
11
12
      end entity;
13
14
    □architecture Behavior of ram is
15
     TYPE MemList IS ARRAY (0 TO 15) OF STD_LOGIC_VECTOR(15 DOWNTO 0);
     signal RAM_data: MemList := (others => "0000000000000000");
16
17
    BEGIN
18
         PROCESS(clock)
19
         BEGIN
20
            IF(rising_edge(clock)) THEN
21
               IF (WRITE_MEMORY = '1') THEN
22
                      RAM_data(to_integer(unsigned(ENDERECO))) <= DATA_IN;</pre>
23
               END IF;
24
25
               IF (READ_MEMORY = '1') THEN
                   DATA_OUT <= RAM_data(to_integer(unsigned(ENDERECO)));
26
               END IF:
27
            END IF:
28
         END PROCESS:
29
      END;
```


BANCO DE REGISTRADORES

 Trecho do código do código do Banco de registradores

```
LIBRARY IEEE;
      USE IEEE.STD_LOGIC_1164.ALL;
      USE IEEE.STD_LOGIC_UNSIGNED.ALL;
      USE IEEE.NUMERIC_STD.ALL;
    □Entity REGISTRADORES is
         port(
         clock, Reg_Write: IN STD_LOGIC;
         Reg1: IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- nomeclatura do vetor
         Reg2: IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- nomeclatura do vetor
10
         Reg3: IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- nomeclatura do vetor
11
         write_data: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
12
         RegA_de_saida: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
13
         RegB_de_saida: OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
14
15
16
     END REGISTRADORES:
17
    □ ARCHITECTURE BEHAVIOR OF REGISTRADORES IS
      TYPE REGISTRADORES IS ARRAY (0 TO 8) OF STD_LOGIC_VECTOR (15 DOWNTO 0);
18
19
     SIGNAL MEM_REGISTRADORES: REGISTRADORES;
20
    FIBEGIN
         PROCESS(Clock, Reg1, Reg2)
22
         BEGIN
23
            IF RISING_EDGE(Clock) THEN
24
               IF (Reg_Write = '1') THEN
25
                   MEM_REGISTRADORES(TO_INTEGER(UNSIGNED(Reg1))) <= Write_data;</pre>
26
               END IF:
27
            END IF:
28
            RegA_de_saida <= MEM_REGISTRADORES(TO_INTEGER(UNSIGNED(Reg2)));</pre>
            RegB_de_saida <= MEM_REGISTRADORES(TO_INTEGER(UNSIGNED(Reg3)));</pre>
29
30
         END PROCESS:
31
     LEND architecture:
32
```

MAPA GERAL DO INSALUBYTE





DATAPATH

TESTES

	Linguagem de Alto Nível	Binário			
Endereço		Opcode	Reg1	Reg2	Reg3
			Endereço		
		Dado			
0	Addi \$S0 0	0001	0000	0000	0000
		00010000000000			
1	<u>Sw</u> \$S0	0101	0000	0000	0000
1		01010000000000			
2	Addi \$50, 1	0001	0000	0000	0001
		000100000000001			
3	Addi \$S1, 1	0001	0010	0001	0001
		000100010001			
4	<u>Lw</u> \$S2, 0	0100	0010	0010	0000
		0100001000100000			
5	Add \$S2, \$S1	0000	0010	0010	0001
		000001000100001			
6	Add \$S1, \$S0	0000	0001	0001	0000
		000000100010000			
7	<u>Lw</u> \$S0, 0	0100	0000	0000	0000
		01000000000000			
8	Add \$50, \$52	0000	0000	0000	0010
		0000000000010			
9	J 0100	1001	0000	0000	0100
		100100000000100			

EXEMPLO DO CÓDIGO FIBONACCI

REFERÊNCIAS

- 1 https://www.fpga4student.com/2017/09/vhdl-code-for-mips-processor.html
- 2 https://allaboutfpga.com/vhdl-code-flipflop-d-t-jk-sr/
- https://github.com/ed-henrique/8-bit-CPU/blob/main/CPU_EK/SOMADOR_8BITS.vhd
- https://github.com/nataliaalmada/AOC_2GabrielENatalia_UFRR_2022/blob/main/Componentes/MemoriaRAM.vhd