



INSALUBYTE

Processador 16 bits, RISC, MIPS

Alunos: Victor Hugo, Giovana Oliveira e Ryan Kayky
Disciplina: Arquitetura e Organização de Computadores
Professor: Herbert Oliveira Rocha
Semestre: ERE 2023.2
30 de Novembro de 2023
Boa Vista - RR

CARACTERÍSTICAS DO PROCESSADOR

- 1 Processador 16 bit, 65 536 linhas de código em um programa
- 2 16 bytes de espaço na memória RAM;
- 3 16 registradores disponíveis
- 4 O J realiza um salto de 4095 linhas

TIPO DE INSTRUÇÕES

Tipo R

4 bits	4 bits	4 bits	4 bits
15-12	11-8	7-4	3-0
Opcode	Reg1	Reg2	Reg3

- Este formato aborda instruções baseadas em operações aritméticas, como add, sub e mult.

COMPONENTES

- 1 ULA or ALU e Branch Helper
- 2 Somador, PC, Divisor de instruções, Extensor de sinal 4x16 bits
- 3 Unidade de controle UC
- 4 Memória RAM
- 5 Banco de registradores
- 6 Multiplexador

COMPONENTES

PC

- Trecho do código do somador

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3
4  ENTITY PC IS
5  PORT (
6      clock: in std_logic; -- sinal do clock
7      enderecoDEentrada: in std_logic_vector (15 downto 0); --sinal do endereço
8      enderencoDEsaida: out std_logic_vector (15 downto 0)
9  ); --sinal da saída do endereço
10 END PC;
11
12 architecture BEHAVIOR of PC is
13 BEGIN
14     process (clock)
15     BEGIN
16         IF RISING_EDGE(clock) THEN
17             enderencoDEsaida <= enderecoDEentrada;
18         END IF;
19     END PROCESS;
20 END;
```

COMPONENTES

SOMADOR

- Trecho do código do somador

```
1  --somador
2  --PC
3  --Bibliotecas e pacotes
4  LIBRARY IEEE;
5  USE IEEE.std_logic_1164.all;
6  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
7
8  --Entidade
9  entity somador is
10     port(
11         Clock:      in std_logic;
12         entrada:    in std_logic_vector(15 downto 0);
13         saida:      out std_logic_vector(15 downto 0)
14     );
15 end entity;
16
17 architecture Behavior of somador is
18 begin
19     --Quando clock subir para nivel alto
20     --a saida vai pegar a proxima linha de endereço
21     process(clock, entrada)
22     begin
23         saida <= entrada + '1';
24     end process;
25 end architecture;
26
```

COMPONENTES

DIVISOR DE INSTRUÇÕES

- Trecho do código do divisor

```
1  --Divisor
2  --Divisor da instruções da rom
3  LIBRARY IEEE;
4  USE IEEE.STD_LOGIC_1164.ALL;
5
6  entity Divisor is
7  port(
8      instrucao:          in std_logic_vector(15 downto 0);
9      opcode, rs, rt, rd: out std_logic_vector(3  downto 0);
10     endereco:           out std_logic_vector(15 downto 0)
11 );
12 end entity;
13 architecture behavior of Divisor is
14 begin
15     opcode <= instrucao(15 downto 12);
16     rs <= instrucao(11 downto 8);
17     rt <= instrucao(7  downto 4);
18     rd <= instrucao(3  downto 0);
19     endereco(11 downto 0) <= instrucao(11 downto 0);
20     endereco(15 downto 12) <= (others => '0');
21 end architecture;
22
```


COMPONENTES

EXTENSOR DE SINAL 4x16bits

- Trecho do código do extensor de sinal 4xbits

```
1  --Extensor 4x16
2  --Bibliotecas e pacotes
3  LIBRARY IEEE;
4  USE IEEE.std_logic_1164.all;
5  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
6  --Entidade
7  entity Extensor4x16 is
8  port(
9      entrada:    in std_logic_vector(3 downto 0);
10     saida:      out std_logic_vector(15 downto 0)
11 );
12 end entity;
13 architecture Behavior of Extensor4x16 is
14 begin
15     process(entrada)
16     begin
17         saida(3 downto 0) <= entrada;
18         saida(15 downto 4) <= (others => '0');
19     end process;
20 end architecture;
```

COMPONENTES

MEM. ROM

- Trecho do código da ROM

```
21
22 -- Entidade
23 entity Rom is
24   port(
25     Clock      : in std_logic;
26     endereco   : in std_logic_vector(15 downto 0);
27     saida      : out std_logic_vector(15 downto 0)
28   );
29 end entity;
30
31 architecture Behavior of Rom is
32   type memoria_array is array(natural range <>) of std_logic_vector(15 downto 0);
33   constant operacoes : memoria_array(0 to 17) :=
34   (
35     -- Testes Sub e Add| funcionando
36     0 => "0001000000000011", -- Addi S0 S0 3
37     1 => "0001000100010001", -- Addi S1 S1 1
38     2 => "0011000000000001", -- Subi S0 S0 1
39     3 => "0010001000000001", -- Sub S2 S0 S1
40
41     -- Testes Beq e Li
42     4 => "0110000000000010", -- Li S0 2
43     5 => "0110000100010010", -- Li S1 2
44     6 => "1000000000000001", -- If S0 == S1
45     7 => "0111000000010101", -- Beq S0 == S1 Jump 0101
46     8 => "0001000000000001", -- Addi S0 S0 1
47     9 => "0001000000000010", -- Addi S0 S0 2
48
49     -- Teste fibonacci
50     10 => "0001000000000000", -- Addi S0 0
51     11 => "0101000000000000", -- Sw S0
52     12 => "0001000000000001", -- Addi S0 1
53     13 => "0001000100010001", -- Addi S1 1
54     14 => "0100001000100000", -- Lw S2 00
55     15 => "0000001000100001", -- Add S2 S1
56     16 => "0000000100010000", -- Add S1 S0
57     17 => "0100000000000000", -- Lw S0 00
58     18 => "0000000000000010", -- Add S0 S2
59     19 => "1001000000000100", -- J 0100
60
61     -- Teste fatorial fat
62     20 => "0110000000000100", -- n Li S0 0
63     21 => "0110000100010001", -- fat Li S1 1
```

TIPO DE INSTRUÇÕES

Tabela geral de instruções

Opcode	Nome	Formato	Breve Descrição	Exemplo
0000	ADD	R	Soma	add \$S0, \$S1, \$S2, ou seja, $\$S0 := \$S1 + \$S2$
0001	ADDi	I	Soma Imediata	addi \$S0, \$S1, X, ou seja, $\$S0 := \$S1 + X$
0010	SUB	R	Subtração	sub \$S0, \$S1, \$S2, ou seja, $\$S0 := \$S1 - \$S2$
0011	SUBi	I	Subtração Imediata	subi \$S0, \$S1, X, ou seja, $\$S0 := \$S1 - X$
0100	LW	I	Load Word	lw \$S0, 0(\$0)
0101	SW	I	Store Word	sw \$S0, 0(\$0)
0110	LI	I	Load Imediato	li \$S0, 31
0111	BEQ	R	Salto Condicional	beq \$S0, \$S1, L1
1000	IF	R	Condição	if \$S0, \$S1
1001	J	J	Salto	J L1
1010	MULT	R	Multiplicação	mult \$S0, \$S1, \$S2, ou seja, $\$S0 := \$S1 * \$S2$
1011	MULTi	I	Multiplicação imediata	multi \$S0, \$S1, X, ou seja, $\$S0 := \$S1 * X$

COMPONENTES

ULA

- Trecho do código da ula

```
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

--Entidade
entity Ula is
PORT(
    clock:          in std_logic;
    Aluop:          in std_logic_vector(3 downto 0);
    rs,rd:          in std_logic_vector(15 downto 0);
    resultado:      out std_logic_vector(15 downto 0);
    z:              out std_logic
);
end entity;
architecture Behavior of Ula is
    signal in_branch_helper, out_branch_helper: std_logic;

    component Branch_helper is
    port(
        A: in std_logic;
        S: out std_logic
    );
    end component;
begin
    Bh: Branch_helper port map(in_branch_helper, out_branch_helper);

    process (Clock, Aluop, rs, rd, in_branch_helper, out_branch_helper)
    begin
        case Aluop is
            when "0000" | "0001" => --add
                resultado <= rs + rd;

            when "0010" | "0011" => --sub
                resultado <= rs - rd;

            when "0100" => --lw
                resultado <= rs;

            when "0101" => --sw
                resultado <= rs;

            when "0110" => --li
                resultado <= rd;
```

COMPONENTES

ULA

- Trecho do código da ula

```
50 WHEN "0111" => --Beq
51     if out_branch_helper = '1' then
52         z <= '1';
53     else
54         z <= '0';
55     end if;
56     resultado <= "000000000000000000";
57
58 when "1000" => -- if
59     if rs = rd then
60         in_branch_helper <= '1';
61     else
62         in_branch_helper <= '0';
63     end if;
64     resultado <= "000000000000000000";
65 when "1010" | "1011" => --mult
66     resultado <= rs(7 downto 0) * rd(7 downto 0);
67 when others => --J
68     resultado <= "000000000000000000";
69 end case;
70 end process;
71 end architecture;
```

COMPONENTES

MULTIPLEXADOR

- Trecho do código do multiplexador

```
1  --Porta multiplexador
2  --Bibliotecas e pacotes
3  LIBRARY IEEE;
4  USE IEEE.std_logic_1164.all;
5  --Entidade
6  entity multiplexador is
7  port(
8      a, b:    in std_logic_vector(15 downto 0);
9      s:       in std_logic;
10     z:       out std_logic_vector(15 downto 0)
11 );
12 end entity;
13
14 --Arquitetura
15 architecture Behavior of multiplexador is
16 begin
17     z <=  a when s = '0'
18     else b;
19 end architecture;
```

COMPONENTES

UNIDADE DE CONTROLE

- Trecho do código da UC

```
5
6  --Entidade
7  entity uc is
8  PORT(
9      Clock: in std_logic;
10     OpCode  : in std_logic_vector(3 downto 0);
11     AluOP    : out std_logic_vector(3 downto 0);
12     Jump, Branch, MemRead, MemToReg, MemWrite, RegWrite, AluSrc: out std_logic
13 );
14 end entity;
15 architecture Behavior of uc is
16 begin
17     process(Clock, OpCode)
18     Constant Add      : std_logic_vector(3 downto 0) := "0000";
19     Constant Addi     : std_logic_vector(3 downto 0) := "0001";
20     Constant Sub      : std_logic_vector(3 downto 0) := "0010";
21     Constant Subi     : std_logic_vector(3 downto 0) := "0011";
22     Constant Lw       : std_logic_vector(3 downto 0) := "0100";
23     Constant Sw       : std_logic_vector(3 downto 0) := "0101";
24     Constant Li       : std_logic_vector(3 downto 0) := "0110";
25     Constant Beq      : std_logic_vector(3 downto 0) := "0111";
26     Constant If_op    : std_logic_vector(3 downto 0) := "1000";
27     Constant J        : std_logic_vector(3 downto 0) := "1001";
28     Constant Mult     : std_logic_vector(3 downto 0) := "1010";
29     Constant Multi    : std_logic_vector(3 downto 0) := "1011";
30
31
32     begin
33         case OpCode is
34             when Add =>
35                 Aluop    <= "0000";
36                 Regwrite <= '1';
37                 Jump     <= '0';
38                 Branch   <= '0';
39                 MemRead  <= '0';
40                 MemToReg <= '0';
41                 MemWrite <= '0';
42                 Alusrc   <= '0';
43
```

COMPONENTES

MEM. RAM

- Trecho do código da memória RAM

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.ALL;
4
5  entity Ram is
6  port (
7      clock,WRITE_MEMORY, READ_MEMORY: in std_logic;
8      ENDERECO: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
9      DATA_IN: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
10     DATA_OUT: out STD_LOGIC_VECTOR (15 DOWNTO 0)
11 );
12 end entity;
13
14 architecture Behavior of ram is
15     TYPE MemList IS ARRAY (0 TO 15) OF STD_LOGIC_VECTOR(15 DOWNTO 0);
16     signal RAM_data: MemList := (others => "0000000000000000");
17 BEGIN
18     PROCESS(clock)
19     BEGIN
20         IF(rising_edge(clock)) THEN
21             IF (WRITE_MEMORY = '1') THEN
22                 RAM_data(to_integer(unsigned(ENDERECO))) <= DATA_IN;
23             END IF;
24             IF (READ_MEMORY = '1') THEN
25                 DATA_OUT <= RAM_data(to_integer(unsigned(ENDERECO)));
26             END IF;
27         END IF;
28     END PROCESS;
29 END;
```



COMPONENTES

BANCO DE REGISTRADORES


- Trecho do código do código do Banco de registradores

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4  USE IEEE.NUMERIC_STD.ALL;
5
6  Entity REGISTRADORES is
7  port(
8      Clock, Reg_write: IN STD_LOGIC;
9      Reg1: IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- nomeclatura do vetor
10     Reg2: IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- nomeclatura do vetor
11     Reg3: IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- nomeclatura do vetor
12     write_data: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
13     RegA_de_saida: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
14     RegB_de_saida: OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
15 );
16 END REGISTRADORES;
17 ARCHITECTURE BEHAVIOR OF REGISTRADORES IS
18     TYPE REGISTRADORES IS ARRAY (0 TO 8) OF STD_LOGIC_VECTOR (15 DOWNTO 0);
19     SIGNAL MEM_REGISTRADORES: REGISTRADORES;
20 BEGIN
21     PROCESS(Clock, Reg1, Reg2)
22     BEGIN
23         IF RISING_EDGE(Clock) THEN
24             IF (Reg_write = '1') THEN
25                 MEM_REGISTRADORES(TO_INTEGER(UNSIGNED(Reg1))) <= write_data;
26             END IF;
27         END IF;
28         RegA_de_saida <= MEM_REGISTRADORES(TO_INTEGER(UNSIGNED(Reg2)));
29         RegB_de_saida <= MEM_REGISTRADORES(TO_INTEGER(UNSIGNED(Reg3)));
30     END PROCESS;
31 END architecture;
32
```

MAPA GERAL DO INSALUBYTE



DATAPATH



TESTES

EXEMPLO DO CÓDIGO FIBONACCI

Endereço	Linguagem de Alto Nível	Binário			
		Opcode	Reg1	Reg2	Reg3
			Endereço		
		Dado			
0	<u>Addi</u> \$S0 0	0001	0000	0000	0000
		0001000000000000			
1	<u>Sw</u> \$S0	0101	0000	0000	0000
		0101000000000000			
2	<u>Addi</u> \$S0, 1	0001	0000	0000	0001
		0001000000000001			
3	<u>Addi</u> \$S1, 1	0001	0010	0001	0001
		0001000100010001			
4	<u>Lw</u> \$S2, 0	0100	0010	0010	0000
		0100001000100000			
5	Add \$S2, \$S1	0000	0010	0010	0001
		0000001000100001			
6	Add \$S1, \$S0	0000	0001	0001	0000
		0000000100010000			
7	<u>Lw</u> \$S0, 0	0100	0000	0000	0000
		0100000000000000			
8	Add \$S0, \$S2	0000	0000	0000	0010
		0000000000000010			
9	J 0100	1001	0000	0000	0100
		1001000000000100			

REFERÊNCIAS

- 1 <https://www.fpga4student.com/2017/09/vhdl-code-for-mips-processor.html>
- 2 <https://allaboutfpga.com/vhdl-code-flipflop-d-t-jk-sr/>
- 3 https://github.com/ed-henrique/8-bit-CPU/blob/main/CPU_EK/SOMADOR_8BITS.vhd
- 4 https://github.com/nataliaalmada/AOC_2GabrielENatalia_UFRR_2022/blob/main/Componentes/MemoriaRAM.vhd