## CSC258-Lab #2 Pre-Lab report

# Multiplexers, Design Hierarchy, and HEX Displays


Last Name: Shi First Name: Jlakai

Student Number: 1003986760

## Pre-Lab Part I

1. Look at the generated waveform, which is the simulation output, and verify that the provided test-cases work as expected.

The waveform is shown below:



So, the output is represented by LEDR[0], which meets all the result of the test-cases. It can be verified by creating a truth table for this Boolean expression.

#### **Pre-Lab Part II**

# 1) How many rows that the truth table in Table2 would have if that truth table is full?


There are 6 inputs (s0, s1, v, x, u, w) in a 4-to-1 mux, so there will be  $2^6 = 64$  rows.

# 2) Draw a schematic (not in Quartus) showing how to connect the mux2to1 modules to build the 4-to-1 multiplexer.

The Boolean expression for 2-to-1 multiplexer is

$$m = xs' + ys$$


and symbol for a 2-to-1 multiplexer is



The Boolean expression for 4-to-1 multiplexer is

$$m = us_0's_1' + vs_0's_1' + ws_0's_1' + xs_0s_1$$
  
=  $(us_0' + xs_0)s_1' + (vs_0' + ws_0)s_1$ 

Hence, the schematic can be drawn like this:




#### 3) Write a Verilog code for your circuit.

The Verilog code is represented below:

```
//SW[3:0] data inputs
  1 2 3
       //SW[9:8] select signal
 456789
       //LEDR[0] output display
       module mux4to1(LEDR, SW);
              input [9:0] SW;
              output [9:0] LEDR;
              wire [1:0] M;
10
11 □
              mux2to1 u0(
                     .x(SW[0]), // input u
.y(SW[1]), // input x
.s(SW[9]), // input s0
.m(M[0]) // wire M[0]
12
13
14
15
16
17
18
              mux2to1 u1(
    ⊟
                     .x(SW[2]), // input v
.y(SW[3]), // input w
.s(SW[9]), // input s0
.m(M[1]) // wire M[1]
19
20
21
22
23
                      );
24 -
25 ⊟
              mux2to1 u2(
                     .x(M[0]),
.y(M[1]),
.s(SW[8]),
26
                                         // output of M[0]
                      .y(M[1]), // output of M[1]
.s(SW[8]), // input s1
.m(LEDR[0])// output m
27
28
29
30
31
32
33
34
35
       endmodule
       module mux2to1(x, y, s, m);
   input x; //selected when s is 0
   input y; //selected when s is 1
   input s; //select signal
36
37
              output m; //output
38
39
40
              assign m = s \& y \mid \sim s \& x;
41
42
       endmodule
```

4) Simulate your circuit with ModelSim for different values of s , u , v , w and x .

The waveform is shown below:



So my do file is trying to show that for each control signals (set  $s_1s_0$  to 00, 01, 10, 11), which SW control LEDR[0]. The result of the waveform is that, if  $s_1s_0$  is 00, SW[0] (input u) control LEDR[0]; if  $s_1s_0$  is 01, SW[2] (input v) control LEDR[0]; if  $s_1s_0$  is 10, SW[3] (input w) control LEDR[0]; and if  $s_1s_0$  is 11, SW[1] (input x) control LEDR[0]. Therefore, the result is exactly the same as the information showing on the truth table, which means the circuit is working.

## **Pre-Lab Part III**

1. Write an expression and draw a Karnaugh map for each segment of the 7-segment decoder.

Since the 7-segment display uses common anode, the logic "0" on the K-map is where the light segment is lighting up.

HEX0:

$$F' = C_0'C_1'C_2'C_3 + C_0'C_1C_2'C_3' + C_0C_1C_2'C_3 + C_0C_1'C_2C_3$$

The Karnaugh map for HEXO:

Coch	Ċ3	01			•
0.	0	Ū	0	0	
<i>o</i> 1	F	٥	0	0	
11	Ö		Q	0	
10	0	0	<u>-</u>	0	

HEX1:

$$F' = C_0'C_1C_2'C_3 + C_1C_2C_3' + C_0C_1C_3' + C_0C_2C_3$$

The Karnaugh map for HEX1:

C.C.	3				
0001	00	01		10	
a o	0	0	0	0	
01	٥		0	Ī	
1.1	$\Box$	a	M		
la	0	0	Į,	0	

HEX2:

$$F' = C_0'C_1'C_2C_3' + C_0C_1C_3' + C_0C_1C_2$$

The Karnaugh map for HEX2:

Coci	ري ه ه	21	( )	10	
00	٥	q	0	I	
01	0	0	o	0	
11		0	1		
10	a	٥	٥	٥	

HEX3:

$$F' = C_1'C_2'C_3 + C_0'C_1C_2'C_3' + C_1C_2C_3 + C_0C_1'C_2C_3'$$

The Karnaugh map for HEX3:

Cocy	<b>_B</b>				
Caca	00	01	11	10	ź .
٥٥	0		0	0	
01		0	Œ	4	1 6
1 1	a	o	_=]	٥	Ş \$
le	0	1	0		1 1

HEX4:

$$F' = C_0'C_3 + C_0'C_1C_2' + C_1'C_2'C_3$$

The Karnaugh map for HEX4:

CoC, Co	C3	0.1	-11	. 10	
00	o	T	-	o	
01		1	-	٥	
	۵	ò	. 0	0	
10	0		0	0	

HEX5:

$$\mathsf{F'} = \mathsf{C_0'}\mathsf{C_1'}\mathsf{C_3} + \mathsf{C_0'}\mathsf{C_1'}\mathsf{C_2} + \mathsf{C_0'}\mathsf{C_2}\mathsf{C_3} + \mathsf{C_0}\mathsf{C_1}\mathsf{C_2'}\mathsf{C_3}$$

The Karnaugh map for HEX5:

Coci	C3	. 01	11	10	
Oa	٥			1	
0 1	0	0	1	0	
( )	o	日	٥	0	
10	0	0	0	o	

HEX6:

$$F' = C_0'C_1'C_2' + C_0'C_1C_2C_3 + C_0C_1C_2'C_3'$$

The Karnaugh map for HEX6:


CaC <sub>1</sub> C <sub>2</sub> C	<u>ک</u>	91	11	(0	
q c	)	[]	٥	c	
01	O	0		0	
1.1		6	0	٥	
10	0	0	ø	0	

2. Write a Verilog module for the 7-segment decoder.

Here is the Verilog code have been provided in the file sevenSeg.v.

3. You will provide input signals for 2, then 7, then 0, then 5, then 1, and finally 9. You must include your simulation waveforms as part of your prelab.

The waveform is shown below:



The test cases deriving the waveform have been provided in the file display.do.