```
//mux4to1.v
    //author: Jiakai Shi
   //student #: 1003986760
    //SW[3:0] data inputs
    //SW[9:8] select signal
    //LEDR[0] output display
    module mux4to1(LEDR, SW);
10
          input [9:0] SW;
11
         output [9:0] LEDR;
12
          wire [1:0] M;
13
14
          mux2to1 u0(
15
               x(SW[0]), // input u

y(SW[1]), // input x

s(SW[9]), // input s0

m(M[0]) // wire M[0]
16
17
19
                );
20
21
          mux2to1 u1(
22
                .x(SW[2]), // input v
23
                y(SW[3]), // input w
24
                .s(SW[9]), // input s0
25
                .m(M[1]) // wire M[1]
27
                );
28
          mux2to1 u2(
29
                .\,x\,(M[\,0\,]\,)\ ,\quad \  //\  \, \textit{output}\  \, \textit{of}\  \, M[\,0\,]
30
               .y(M[1]), // output of M[1]
.s(SW[8]), // input s1
.m(LEDR[0]) // output m
31
32
33
                );
34
35
36
    endmodule
37
    module mux2to1(x, y, s, m);
38
          input x; //selected when s is 0
39
         input y; //selected when s is 1
40
         \mathbf{input} \ \mathbf{s} \ ; \ // \mathit{select} \ \mathit{signal}
41
         output m; //output
42
43
          assign m = s \& y | \tilde{s} \& x;
44
45
    endmodule
```