

Victor A. Ying

(301) 337-8428 • victory@csail.mit.edu • victoraying.com

RESEARCH INTERESTS

Computer architecture, parallelizing compilers, parallel programming models, programmable accelerators, speculative execution, distributed systems, parallel algorithms, parallel runtimes

EDUCATION

Massachusetts Institute of Technology, Cambridge, Massachusetts

Ph.D. in Electrical Engineering and Computer Science

anticipated 2021

M.S. in Electrical Engineering and Computer Science

anticipated June 2018

- Cumulative GPA: 4.82 / 5.00

- Thesis topic: Scalable compiler-aided parallelization through hardware–software co-design

Princeton University, Princeton, New Jersey

B.S.E. *summa cum laude* in Electrical Engineering

May 2016

- Cumulative GPA: 3.95 / 4.00

- Thesis title: Analyzing Decision Heuristic Effectiveness in Boolean Satisfiability Solvers

- Thesis advisor: Sharad Malik

Selected coursework: Computer architecture, operating systems, computer networks, algorithms, functional programming, program analysis, automated reasoning, logic design, image processing

RESEARCH & INDUSTRY EXPERIENCE

Research Assistant and Edwin Webster Fellow

September 2016 – Present

MIT Computer Science and Artificial Intelligence Lab, Cambridge, Massachusetts

- Advisor: Daniel Sanchez

- Design and evaluate enhancements to the Swarm architecture, a general-purpose multicore architecture for parallelizing challenging applications, through microarchitectural simulation.

- Spearhead an LLVM/Clang-based compiler project to parallelize sequential C/C++ programs.

Research Intern

May – August 2018

NVIDIA Research, Westford, Massachusetts

- Develop analytical modeling tool for design space exploration and code optimization for efficient execution of linear algebra and machine learning workloads on a range of future hardware architectures.

Hardware Engineering Intern

May – August 2015

Pure Storage, Mountain View, California

- Modified firmware (C) and created tools (Python) for debugging prototype embedded system hardware through a serial connection. Developed a command line interface, a GDB server, and resource monitoring tools, using a binary packet protocol with checksums.

Software Engineering Intern

May – August 2014

Pure Storage, Mountain View, California

- Developed and deployed the first driver enabling integration of Pure Storage FlashArrays and OpenStack, an open-source cloud platform. Transferred ownership of this sales-driving feature to full-time engineers.
- Wrote and open-sourced a Python library for managing FlashArrays, used for automated testing.

Technical Intern

June – August 2013

Northrop Grumman Electronic Systems, Baltimore, Maryland

- Optimized designs of RF electronics in radar systems using CAD and simulation tools.
- Characterized prototypes to identify suspect connections and components to be redesigned.

Student Technician

June 2012 – June 2016

National Institute of Standards and Technology, Gaithersburg, Maryland

- Supervisor: Heather J. Patrick

- Developed precise positioning software for robotic arms to enable repeatable reflectance measurements.

- Modeled distortions in optical scattering measurements and automated post-processing correction factors.

HONORS & AWARDS

Best Poster Award, Industry-Academia Partnership MIT Cloud Workshop

2018

