

# Victor A. Ying

(301) 337-8428 • victory@csail.mit.edu • victoraying.com

RESEARCH INTERESTS	Computer architecture, parallelizing compilers, parallel programming models, programmable accelerators, locality-aware execution, speculative execution, distributed systems, parallel algorithms, parallel runtimes	
EDUCATION	<b>Massachusetts Institute of Technology</b> , Cambridge, Massachusetts	
	Ph.D. in Electrical Engineering and Computer Science	anticipated 2022
	S.M. in Electrical Engineering and Computer Science	June 2019
	<ul style="list-style-type: none"><li>Cumulative GPA: 4.93 / 5.00</li><li>Thesis title: Scaling Sequential Code with Hardware–Software Co-Design for Fine-Grain Speculative Parallelization</li><li>Thesis advisor: Daniel Sanchez</li></ul>	
	<b>Princeton University</b> , Princeton, New Jersey	
	B.S.E. <i>summa cum laude</i> in Electrical Engineering	May 2016
	<ul style="list-style-type: none"><li>Cumulative GPA: 3.95 / 4.00</li><li>Thesis title: Analyzing Decision Heuristic Effectiveness in Boolean Satisfiability Solvers</li><li>Thesis advisor: Sharad Malik</li></ul>	
	<b>Selected coursework:</b> Computer architecture, operating systems, computer networks, algorithms, functional programming, program analysis, automated reasoning, logic design, image processing	
RESEARCH & INDUSTRY EMPLOYMENT	<b>Research Assistant and Edwin Webster Fellow</b>	September 2016 – Present
	MIT Computer Science and Artificial Intelligence Lab, Cambridge, Massachusetts	
	<ul style="list-style-type: none"><li>Supervisor: Daniel Sanchez</li><li>Design and evaluate enhancements to the Swarm architecture, a general-purpose multicore architecture for parallelizing challenging applications, through microarchitectural simulation.</li><li>Spearhead an LLVM/Clang-based compiler project to parallelize sequential C/C++ programs.</li></ul>	
	<b>Research Intern</b>	May – August 2018
	NVIDIA Research, Westford, Massachusetts	
	<ul style="list-style-type: none"><li>Develop analytical modeling tool for design space exploration and code optimization for efficient execution of linear algebra and machine learning workloads on a range of future hardware architectures.</li></ul>	
	<b>Hardware Engineering Intern</b>	May – August 2015
	Pure Storage, Mountain View, California	
	<ul style="list-style-type: none"><li>Modified firmware (C) and created tools (Python) for debugging prototype embedded system hardware through a serial connection. Developed a command line interface, a GDB server, and resource monitoring tools, using a binary packet protocol with checksums.</li></ul>	
	<b>Software Engineering Intern</b>	May – August 2014
	Pure Storage, Mountain View, California	
	<ul style="list-style-type: none"><li>Developed and deployed the first driver enabling integration of Pure Storage FlashArrays and OpenStack, an open-source cloud platform. Transferred ownership of this sales-driving feature to full-time engineers.</li><li>Wrote and open-sourced a Python library for managing FlashArrays, used for automated testing.</li></ul>	
	<b>Technical Intern</b>	June – August 2013
	Northrop Grumman Electronic Systems, Baltimore, Maryland	
	<ul style="list-style-type: none"><li>Optimized designs of RF electronics in radar systems using CAD and simulation tools.</li><li>Characterized prototypes to identify suspect connections and components to be redesigned.</li></ul>	
	<b>Student Technician</b>	June 2012 – June 2016
	National Institute of Standards and Technology, Gaithersburg, Maryland	
	<ul style="list-style-type: none"><li>Supervisor: Heather J. Patrick</li><li>Developed precise positioning software for robotic arms to enable repeatable reflectance measurements.</li><li>Modeled distortions in optical scattering measurements and automated post-processing correction factors.</li></ul>	

<b>REFEREED CONFERENCE PAPERS</b>	A. Parashar, P. Raina, Y. S. Shao, Y.-H. Chen, <b>V. A. Ying</b> , A. Mukkara, R. Venkatesan, B. Khailany, S. W. Keckler, J. Emer “Timeloop: A Systematic Approach to DNN Accelerator Evaluation”, in <i>International Symposium on Performance Analysis of Systems and Software (ISPASS)</i> , 2019. Acceptance rate: 26/88 (30%)
	M. C. Jeffrey, <b>V. A. Ying</b> , S. Subramanian, H. R. Lee, J. Emer, and D. Sanchez, “Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism”, in <i>51st International Symposium on Microarchitecture (MICRO)</i> , 2018. Acceptance rate: 74/351 (21%)
	S. Subramanian, M. C. Jeffrey, M. Abeydeera, H. R. Lee, <b>V. A. Ying</b> , J. Emer, and D. Sanchez, “Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism”, in <i>44th International Symposium on Computer Architecture (ISCA)</i> , 2017. Acceptance rate: 54/322 (17%)
<b>OTHER PAPERS &amp; TALKS</b>	S. Malik and <b>V. A. Ying</b> , “On the Efficiency of the VSIDS Decision Heuristic”, presented at <i>Theoretical Foundations of SAT Solving Workshop</i> , 2016.
	H. J. Patrick, C. J. Zarobila, T. A. Germer, <b>V. A. Ying</b> , C. A. Cooksey, and B. K. Tsai, “Tunable supercontinuum fiber laser source for BRDF measurements in the STARR II gonireflectometer”, in <i>Proceedings of SPIE</i> Volume 8495, 2012.
<b>HONORS &amp; AWARDS</b>	<b>Best Poster Award</b> , Industry-Academia Partnership MIT Cloud Workshop 2018
	<b>Honorable Mention</b> , National Science Foundation (NSF) Graduate Research Fellowship Program 2018
	<b>Edwin Webster Fellowship</b> , MIT Dept. of Electrical Engineering and Computer Science 2016–2017
	<b>Honorable Mention</b> , Ford Foundation Predoctoral Fellowship Program 2016
	<b>Highest Honors</b> , Princeton Dept. of Electrical Engineering 2016
	<b>Hisashi Kobayashi Prize</b> , Princeton Dept. of Electrical Engineering 2016
	<b>Sigma Xi</b> , Princeton Chapter 2016
	<b>Phi Beta Kappa</b> , New Jersey Beta Chapter 2015
	<b>Tau Beta Pi</b> , New Jersey Delta Chapter 2014
<b>TEACHING &amp; MENTORSHIP</b>	<b>Shapiro Prize for Academic Excellence</b> , Princeton University 2014
	<b>Chief Operating Officer</b> June 2012 – Present
	Kids Are Scientists Too, a national 501(c)(3) nonprofit
	<ul style="list-style-type: none"> <li>• Expand after-school science programs for underprivileged elementary school students to nine states.</li> <li>• Mentor high school branch leaders and volunteers, who recruit peers, fundraise, and run science activities.</li> <li>• Manage finances, tax filings, nonprofit status, and KAST’s website and shared online resources for branches.</li> </ul>
	<b>Lab Assignment Writer and Teaching Assistant</b> Fall 2014, Fall 2015
	ELE 206: Contemporary Logic Design, Princeton University
	<ul style="list-style-type: none"> <li>• Held lab sessions and taught digital logic, RTL design, and FPGA synthesis to a class of 80 students.</li> <li>• Rewrote assignments to define and use a subset of Verilog and new cross-platform simulation software.</li> <li>• Overhauled the general-purpose processor project with a new ISA and software testing tools.</li> </ul>
	<b>Peer Academic Advisor</b> 2015–2016
	Office of the Dean of Undergraduate Students, Princeton University
<b>TEACHING &amp; MENTORSHIP</b>	<ul style="list-style-type: none"> <li>• Engage first years in planning their academic paths, enrolling in courses, and adjusting to college academics.</li> </ul>
	<b>Peer Tutor</b> 2013–2015
	Office of the Dean of Undergraduate Students, Princeton University
	<ul style="list-style-type: none"> <li>• Tutor students in introductory mathematics, physics, and engineering classes.</li> </ul>

[Curriculum vitae compiled on 2019-06-10]