

Victor A. Ying

(301) 337-8428 • victory@csail.mit.edu • linkedin.com/in/victorying

RESEARCH INTERESTS	Computer architecture, parallel programming models, speculative execution, parallelizing compilers, distributed systems, parallel algorithms, parallel runtimes
EDUCATION	<p>Massachusetts Institute of Technology, Cambridge, Massachusetts</p> <p>Ph.D. in Electrical Engineering and Computer Science M.S. in Electrical Engineering and Computer Science • Cumulative GPA: 4.82 / 5.00 • Thesis topic: Scalable compiler-aided parallelization through hardware–software co-design <i>anticipated 2021</i> <i>anticipated June 2018</i></p> <p>Princeton University, Princeton, New Jersey</p> <p>B.S.E. <i>summa cum laude</i> in Electrical Engineering • Cumulative GPA: 3.95 / 4.00 May 2016</p> <p>Selected coursework: Computer architecture, operating systems, computer networks, algorithms, functional programming, program analysis, automated reasoning, logic design, image processing</p>
RESEARCH EXPERIENCE	<p>Research Assistant and Edwin Webster Fellow September 2016 – Present MIT Computer Science and Artificial Intelligence Lab</p> <ul style="list-style-type: none">• Advisor: Daniel Sanchez• Design and evaluate enhancements to the Swarm architecture, a general-purpose multicore architecture for parallelizing challenging applications, through microarchitectural simulation.• Spearhead an LLVM/Clang-based compiler project to automatically parallelize C/C++ programs, and allow the programmer to provide high-level guidance in parallelizing serial programs. <p>Undergraduate Senior Thesis September 2015 – May 2016 Boolean Satisfiability Research Group, Princeton University</p> <ul style="list-style-type: none">• Advisor: Sharad Malik• Thesis title: Analyzing Decision Heuristic Effectiveness in Boolean Satisfiability Solvers• Instrumented Boolean satisfiability solvers to study the structure of critical and non-critical work.• Analyzed traces to learn limitations and find room for improvement in decision heuristics. <p>Undergraduate Researcher January 2014 – May 2015 Department of Electrical Engineering, Princeton University</p> <ul style="list-style-type: none">• Designed and built a handheld measurement platform to automate the characterization of new biosensors with 10× lower measurement noise than existing lab setup.• Characterized activation energies of prototype quantum cascade detectors (QCDs), and optimized designs to work at higher temperatures to avoid the need for cryogenics. <p>Hardware Engineering Intern May – August 2015 Pure Storage, Mountain View, California</p> <ul style="list-style-type: none">• Modified firmware (C) and created tools (Python) for debugging prototype embedded system hardware through a serial connection. Developed a command line interface, a GDB server, and resource monitoring tools, using a binary packet protocol with checksums. <p>Software Engineering Intern May – August 2014 Pure Storage, Mountain View, California</p> <ul style="list-style-type: none">• Developed and deployed the first driver enabling integration of Pure Storage FlashArrays and OpenStack, an open-source cloud platform. Transferred ownership of this sales-driving feature to full-time engineers.• Wrote and open-sourced a Python library for managing FlashArrays, used for automated testing. <p>Technical Intern June – August 2013 Northrop Grumman Electronic Systems, Baltimore, Maryland</p> <ul style="list-style-type: none">• Optimized designs of RF electronics in radar systems using CAD and simulation tools.• Characterized prototypes to identify suspect connections and components to be redesigned.

HONORS & AWARDS	Edwin Webster Fellowship , MIT Dept. of Electrical Engineering and Computer Science One-year graduate fellowship awarded by the department for a strong academic record.	2016–2017
	Highest Honors , Princeton Dept. of Electrical Engineering	2016
	Hisashi Kobayashi Prize , Princeton Dept. of Electrical Engineering Bestowed annually to a senior who has an outstanding record in the broad field of computing.	2016
	Sigma Xi , Princeton Chapter Nomination for associate membership made on the basis of original research at Princeton University.	2016
	Honorable Mention , Ford Foundation Fellowship Programs	2016
	Phi Beta Kappa , New Jersey Beta Chapter	2015
	Tau Beta Pi , New Jersey Delta Chapter	2014
	Shapiro Prize for Academic Excellence , Princeton University Awarded based on college faculty nominations for exceptional academic achievement as an underclassman.	2014
PAPERS & TALKS	Manuscript in submission	
	M. C. Jeffrey, V. A. Ying , S. Subramanian, H. R. Lee, J. Emer, and D. Sanchez, “Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism”, submitted to <i>45th International Symposium on Computer Architecture (ISCA)</i> , 2018.	
	Refereed conference paper	
	S. Subramanian, M. C. Jeffrey, M. Abeydeera, H. R. Lee, V. A. Ying , J. Emer, and D. Sanchez, “Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism”, in <i>44th International Symposium on Computer Architecture (ISCA)</i> , 2017. Acceptance rate: 54/322 (17%)	
	Non-refereed publications	
TEACHING & MENTORSHIP	S. Malik and V. A. Ying , “On the Efficiency of the VSIDS Decision Heuristic”, presented at <i>Theoretical Foundations of SAT Solving Workshop</i> , 2016.	
	H. J. Patrick, C. J. Zarobila, T. A. Germer, V. A. Ying , C. A. Cooksey, and B. K. Tsai, “Tunable supercontinuum fiber laser source for BRDF measurements in the STARR II gonireflectometer”, in <i>Proceedings of SPIE</i> Volume 8495, 2012.	
	Chief Operating Officer Kids Are Scientists Too, a national 501(c)(3) nonprofit	June 2012 – Present
	<ul style="list-style-type: none"> • Expand after-school science programs for underprivileged elementary school students to nine states. • Mentor high school branch leaders and volunteers, who recruit peers, fundraise, and run science activities. • Manage finances, tax filings, nonprofit status, and KAST’s website and shared online resources for branches. 	
	Lab Assignment Writer and Teaching Assistant ELE 206: Contemporary Logic Design, Princeton University	Fall 2014, Fall 2015
	<ul style="list-style-type: none"> • Held lab sessions and taught digital logic, RTL design, and FPGA synthesis to a class of 80 students. • Rewrote assignments to define and use a subset of Verilog and new cross-platform simulation software. • Overhauled the general-purpose processor project with a new ISA and software testing tools. 	
	Peer Academic Advisor Office of the Dean of Undergraduate Students, Princeton University	2015–2016
	<ul style="list-style-type: none"> • Engage first years in planning their academic paths, enrolling in courses, and adjusting to college academics. 	
	Peer Tutor Office of the Dean of Undergraduate Students, Princeton University	2013–2015
	<ul style="list-style-type: none"> • Tutor students in introductory mathematics, physics, and engineering classes. 	

[Curricula vitae compiled on 2018-01-10]