```
ARM Cortex-M0 Instruction Set
The assembler syntax is —here, items inside () are optional. <label> must be placed at column 1. <MNEMONIC> must be placed strictly after column 1—:
(<label>)
                                                                                               (<;><comment>)
                               (<operand1>(, <operand2>(, <operand3>)))
                                                                                               (<;><comment>)
<RX>, with x any letter, means a general purpose register (e.g.: R0, R1, ...). Some instructions pose restrictions on the value of x. e.g.: 0≤x≤7
immedX means an immediate X-bit operand. All immediate operands are zero extended when operated with longer operands
<MNEMONIC>
                    <operand1>
                                             <operand2>
                                                               <operand3> flags
                                                                                                                   description
Data movement inside the processor
MOV
               <Rd>,
                                          <Rm>
                                                                                       <Rd> ← <Rm>
               <Rd>,
MOVS
                                          <Rm>
                                                                             ΝZ
                                                                                       <Rd> ← <Rm>
                                                                                                                                                 0≤{d,m}≤7
               <Rd>,
MOVS
                                          #immed8
                                                                             NZ
                                                                                       <Rd> ← immed8
                                                                                                                                                      0≤d≤7
Memory access
                                                                  Load data from memory
LDR
                                          <Rn>
                                                                                       <Rt> ← word_at[<Rn>]
               <Rt>,
                                                                                                                                                0≤{t,n}≤7
               <Rt>,
LDR
                                          [<Rn>, #immed7]
                                                                                       \langle Rt \rangle \leftarrow \text{word at}[\langle Rn \rangle + \text{immed7}]. \text{immed7} = 4 \cdot \text{k}
                                                                                                                                                0≤{t,n}≤7
               ⟨Rt>,
                                                                                       <Rt> ← word_at[<Rn> + <Rm>]
LDR
                                          [<Rn>,
                                                   <Rm>]
LDRH
                                                                                       <Rt> ← extend_0(half_word_at[<Rn>])
               <Rt>,
                                          <Rn>
                                                                                                                                                0≤{t,n}≤7
LDRH
               <Rt>,
                                          [<Rn>, #immed6]
                                                                                       <Rt> ← extend_0(half_word_at[<Rn> + immed6])
                                                                                       immed6 even
                                                                                                                                                0≤{t,n}≤7
               <Rt>,
LDRH
                                          [<Rn>, <Rm>]
                                                                                       <Rt> ← extend_0(half_word_at[<Rn> + <Rm>])
LDRSH
               <Rt>,
                                          [<Rn>, <Rm>]
                                                                                       <Rt> ← extend_sign(half_word[<Rn> + <Rm>])
               <Rt>,
LDRB
                                          [<Rn>]
                                                                                       <Rt> ← extend_0(byte_at[<Rn>])
                                                                                                                                                0≤{t,n}≤7
               <Rt>,
LDRB
                                          [<Rn>, #immed5]
                                                                                       \langle Rt \rangle \leftarrow extend_0(byte_at[\langle Rn \rangle + immed5])
                                                                                                                                                0≤{t,n}≤7
LDRB
               <Rt>,
                                          [<Rn>, <Rm>]
                                                                                       \langle Rt \rangle \leftarrow extend_0(byte_at[\langle Rn \rangle + \langle Rm \rangle])
LDRSB
               <Rt>,
                                          [<Rn>, <Rm>]
                                                                                       <Rt> ← extend_sign(byte_at[<Rn> + <Rm>])
LDR
               <Rt>,
                                          [SP, #immed10]
                                                                                       \langle Rt \rangle \leftarrow word_at[SP + immed10]. immed10 = 4 \cdot k
                                                                                                                                                      0≤t≤7
                                          [PC, #immed10]
               <Rt>,
                                                                                       \langle Rt \rangle \leftarrow word_at[PC + immed10]. immed10 = 4 \cdot k
LDR
                                                                                                                                                      0≤t≤7
ADR
               <Rt>,
                                          label
                                                                                       <Rt> ← label (ADdRess)
                                                                                                                                                      0≤t≤7
LDM
               <Rn>!,
                                          {<Ra>, <Rb>, ...}
                                                                                       Load multiple registers. <Rn> is not in the register list and gets
                                                                                       updated by address increment. Also LDMIA & LDMFD. Accepts
                                                                                       ranges inside the list (e.g. \{R0-R3, R4, R6-R7\}) 0 \le \{n,a,b,...\} \le 7
LDM
               <Rn>,
                                          {<Ra>, <Rb>, ...}
                                                                                       Load multiple registers. <Rn> is in the register list and gets updated
                                                                                      by load. Also LDMIA and LDMFD. Accepts ranges inside the list (e.g.
                                                                                      {R0-R3, R4, R6-R7})
                                                                                                                                           0≤{n,a,b,...}≤7
                                                       Load data from memory pseudo-instructions
               <Rt>,
                                                                                       <Rt> ← immed32. Usually LDR <Rt>, [PC, #immed10]
LDR
                                          immed32
                                                                                                                                                      0<+<7
LDR
               <Rt>,
                                          label
                                                                                       <Rt> ← word_at[label]. Assembled as previous
                                                                                                                                                      0≤t≤7
                                                                   Write data to memory
               <Rt>,
STR
                                                                                                                                                0≤{t,n}≤7
                                          [<Rn>]
                                                                                      word at[<Rn>] ← <Rt>
               <Rt>,
                                          [<Rn>, #immed7]
                                                                                      word_at[\langle Rn \rangle + immed7] \leftarrow \langle Rt \rangle. immed7 = 4 \cdot k \ 0 \le \{t, n\} \le 7
STR
               ⟨Rt>,
STR
                                          [<Rn>, <Rm>]
                                                                                      word_at[<Rn> + <Rm>] ← <Rt>
               <Rt>,
                                                                                      half_w_at[\langle Rn \rangle] \leftarrow \langle Rt \rangle
STRH
                                          [<Rn>]
                                                                                                                                                 0≤{t,n}≤7
STRH
               <Rt>,
                                          [<Rn>, #immed6]
                                                                                      half_w_at[<Rn> + immed6] \leftarrow <Rt>. immed6 even <math>0 \le \{t,n\} \le 7
               <Rt>,
                                                                                      half_w_at[\langle Rn \rangle + \langle Rm \rangle] \leftarrow \langle Rt \rangle
STRH
                                          [<Rn>, <Rm>]
               ⟨Rt>,
STRB
                                          [<Rn>]
                                                                                      byte_at[<Rn>] ← <Rt>
                                                                                                                                                 0≤{t,n}≤7
               ⟨Rt⟩,
STRB
                                          [<Rn>, #immed5]
                                                                                      byte_at[\langle Rn \rangle + immed5] \leftarrow \langle Rt \rangle
                                                                                                                                                0≤{t,n}≤7
               <Rt>,
STRB
                                          [<Rn>, <Rm>]
                                                                                      byte_at[\langle Rn \rangle + \langle Rm \rangle] \leftarrow \langle Rt \rangle
                                           SP, #immed10]
STR
               <Rt>,
                                                                                       word_at[SP + immed10] \leftarrow <Rt>. immed10 = 4 \cdot k \cdot 0 \le \{t,n\} \le 7
               <Rn>!,
                                          {<Ra>, <Rb>, ...}
STM
                                                                                       Store multiple registers to memory. <Rn> gets updated by address
                                                                                       increment. Also STMIA and STMEA. Accepts ranges inside the list
                                                                                       (e.g. {R0-R3, R4, R6-R7})
                                                                                                                                           0≤{n,a,b,...}≤7
Stack (full descending)
PUSH
               {<Ra>, <Rb>, ...}
                                                                                       Store 1 or more registers into stack updating SP
                                                                                                                                              0≤{a,b,...}≤7
               {<Ra>, <Rb>, ..., LR}
POP
               {<Ra>, <Rb>, ...}
                                                                                       Restore 1 or more registers from stack updating SP
                                                                                                                                              0≤{a,b,...}≤7
               {<Ra>, <Rb>, ..., PC}
ADD
               SP,
                                          <Rm>
                                                                                       SP ← SP + <Rm>. Discards 2 LSBs of <Rm>
                                                                                                                                                      0≤m≤7
                                          SP,
               SΡ,
ADD
                                                               #immed9
                                                                                      SP \leftarrow SP + immed9. immed9 = 4 \cdot k
                                          #immed9
ADD
               SP,
               SP,
                                          SP,
                                                                                       SP \leftarrow SP - immed9. immed9 = 4 \cdot k
SUB
                                                               #immed9
               SP,
                                          #immed9
SUB
ADD
               <Rd>,
                                          SP,
                                                               <Rd>
                                                                                       <Rd> ← SP + <Rd>. Discards 2 LSBs of <Rd>
                                                                                                                                                      0≤d≤7
ADD
               <Rd>,
                                          SP,
                                                               #immed10
                                                                                       \langle Rd \rangle \leftarrow SP + immed10. immed10 = 4 \cdot k
                                                                                                                                                      0≤d≤7
Arithmetic
                                                                                       \langle Rd \rangle \leftarrow \langle Rd \rangle + \langle Rm \rangle. \langle Rd \rangle or \langle Rm \rangle may be PC
ADD
               <Rd>,
                                          <Rd>,
                                                                <Rm>
               <Rd>,
ADD
                                          <Rm>
ADD
               <Rd>,
                                          PC.
                                                               #immed10
                                                                                       <Rd> ← PC + immed10. immed10 = 4·k
                                                                                                                                                      0≤d≤7
               ₹Rd>,
                                          <Rd>,
ADDS
                                                               #immed8
                                                                              NZCV
                                                                                       <Rd> ← <Rd> + immed8
                                                                                                                                                      0≤d≤7
                                          #immed8
ADDS
               <Rd>,
                                                                              NZCV
ADDS
                                                               #immed3
                                                                             NZCV
                                                                                       \langle Rd \rangle \leftarrow \langle Rn \rangle + immed3
               <Rd>,
                                          <Rn>,
                                                                                                                                                0≤{d,n}≤7
               ⟨Rd⟩,
                                          ⟨Rn⟩,
ADDS
                                                               <Rm>
                                                                             NZCV
                                                                                       <Rd> ← <Rn> + <Rm>
                                                                                                                                              0≤{d,n,m}≤7
                                          ⟨Rd⟩,
ADCS
               <Rd>,
                                                               <Rm>
                                                                             NZCV
                                                                                       <Rd> ← <Rd> + <Rm> + C
                                                                                                                                                0≤{d,m}≤7
                                                                              NZCV
ADCS
               <Rd>,
                                          <Rm>
                                                                                       <Rd> ← -<Rn> (Reverse SuBstract)
RSBS
               <Rd>,
                                          <Rn>,
                                                               #0
                                                                             NZCV
                                                                                                                                                0≤{d,n}≤7
SUBS
               ⟨Rd⟩,
                                                                             NZCV
                                                                                       <Rd> ← <Rd> - immed8
                                          <Rd>,
                                                               #immed8
                                                                                                                                                      0≤d≤7
SUBS
               <Rd>,
                                          #immed8
                                                                             NZCV
```

SUBS	<rd>,</rd>	(Dn)	#immed3	NZCV	<rd> ← <rn> - immed3</rn></rd>	0<[d n]<7
SUBS	<rd>,</rd>	<rn>, <rn>,</rn></rn>	<rm></rm>	NZCV		0≤{d,n}≤7 0≤{d,n,m}≤7
SBCS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZCV	<rd> ← <rd> - <rm> - ~C</rm></rd></rd>	0≤{d,m}≤7
SBCS	<rd>,</rd>	<rm></rm>	NIII)	NZCV	Thus Thus - Thins - 150	02(0,111)27
CMP	<rn>,</rn>	#immed8		NZCV	<pre><rn> - immed8 (CoMPare)</rn></pre>	0≤n≤7
CMP	<rn>,</rn>	<rm></rm>		NZCV	<rn> - <rm></rm></rn>	0≤{n,m}≤14
CMN	<rn>,</rn>	<rm></rm>		NZCV	<pre><rn> + <rm> (CoMpare Negative)</rm></rn></pre>	0≤{n,m}≤7
MULS	<rd>,</rd>	<rm>,</rm>	<rd></rd>	NZ	<rd> ← <rm> · <rd></rd></rm></rd>	0≤{d,m}≤7
Bitwise logic	,					
MVNS	<rd>,</rd>	<rm></rm>		NZ	<rd> ← ~<rm> (MoVe Not)</rm></rd>	0≤{d,m}≤7
ANDS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZ	<rd> ← <rd> & <rm></rm></rd></rd>	0≤{d,m}≤7
ANDS	<rd>,</rd>	<rm></rm>		NZ		
ORRS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZ	<rd> ← <rd> <rm></rm></rd></rd>	0≤{d,m}≤7
ORRS EORS	<rd>,</rd>	<rm></rm>	4Dms	NZ NZ	<rd> ← <rd> ^ <rm></rm></rd></rd>	04(4 m) 47
EORS	<rd>, <rd>,</rd></rd>	<rd>, <rm></rm></rd>	<rm></rm>	NZ	<ru> ← <ru> ^ <rm></rm></ru></ru>	0≤{d,m}≤7
BICS	<rd>,</rd>	<rd>,</rd>	<rm></rm>	NZ	<rd> ← <rd> & ~<rm> (BIt Clear)</rm></rd></rd>	0≤{d,m}≤7
BICS	<rd>,</rd>	<rm></rm>	Citing	NZ	that that a stail (Bit dicar)	02(0,111)27
TST	<rn>,</rn>	<rm></rm>		NZ	<rn> & <rm> (TeST)</rm></rn>	0≤{d,m}≤7
Shift						
ASRS	<rd>,</rd>	<rm>,</rm>	#immed5	NZC	<rd> ← <rm> >> immed5 (Arithmetic Shift Right)</rm></rd>	0≤{d,m}≤7
ASRS	<rd>,</rd>	#immed5		NZC	<rd> ← <rd> >> immed5 (Arithmetic Shift Right)</rd></rd>	0≤d≤7
ASRS	<rd>,</rd>	<rd>,</rd>	<rs></rs>	NZC	<rd> ← <rd> → <rs> (Arithmetic Shift Right)</rs></rd></rd>	0≤{d,s}≤7
ASRS	<rd>,</rd>	<rs></rs>		NZC	,	
LSRS	<rd>,</rd>	<rm>,</rm>	#immed5	NZC	<rd> ← <rm> >> immed5 (Logical Shift Right)</rm></rd>	0≤{d,m}≤7
LSRS	<rd>,</rd>	#immed5		NZC	<pre><rd> ← <rd> >> immed5 (Logical Shift Right)</rd></rd></pre>	0≤d≤7
LSRS	<rd>,</rd>	<rd>,</rd>	<rs></rs>	NZC	<rd> ← <rd> >> <rs> (Logical Shift Right)</rs></rd></rd>	0≤{d,s}≤7
LSRS	<rd>,</rd>	<rs></rs>		NZC		
LSLS	<rd>,</rd>	<rm>,</rm>	#immed5	NZC	<rd> ← <rm> << immed5 (Logical Shift Left)</rm></rd>	0≤{d,m}≤7
LSLS	<rd>,</rd>	#immed5	_	NZC	<rd> ← <rd> << immed5 (Logical Shift Left)</rd></rd>	0≤d≤7
LSLS LSLS	<rd>,</rd>	<rd>, <rs></rs></rd>	<rs></rs>	NZC NZC	<rd> ← <rd> << <rs> (Logical Shift Left)</rs></rd></rd>	0≤{d,s}≤7
RORS	<rd>, <rd>,</rd></rd>	<rd>,</rd>	<rs></rs>	NZC	<rd> ← <rd> ROR <rs> (ROtate Right)</rs></rd></rd>	0≤{d,s}≤7
RORS	<rd>,</rd>	<rs></rs>	VK37	NZC	Rus & Rus Rok Rass (Rotate Right)	02{u,5}2/
Reordering	******	***************************************				
REV	<rd>,</rd>	<rn></rn>			<rd> ← chg endian(<rn>) (REVerse)</rn></rd>	0≤{d,n}≤7
REV16	<rd>,</rd>	<rn></rn>			<pre><rd> ← chg_endian_of_both_halves(<rn>)</rn></rd></pre>	0≤{d,n}≤7
REVSH	<rd>,</rd>	<rn></rn>			<rd> ← extend_0(chg_endian(<rn>[15:0]))</rn></rd>	0≤{d,n}≤7
Extension						
SXTB	<rd>,</rd>	<rm></rm>			<rd> ← extend_sign(<rm>[7:0]) (Sign eXTend)</rm></rd>	0≤{d,m}≤7
SXTB	<rd></rd>				<rd> ← extend_sign(<rd>[7:0])</rd></rd>	0≤d≤7
SXTH	<rd>,</rd>	<rm></rm>			<rd> ← extend_sign(<rm>[15:0])</rm></rd>	0≤{d,m}≤7
SXTH	<rd></rd>				<rd> ← extend_sign(<rd>[15:0])</rd></rd>	0≤d≤ 7
UXTB	<rd>,</rd>	<rm></rm>			<rd> ← extend_0(<rm>[7:0]) (Unsigned eXTend)</rm></rd>	0≤{d,m}≤7
UXTB	<rd></rd>				<rd> ← extend_0(<rd>[7:0])</rd></rd>	0≤d≤7
UXTH	<rd>,</rd>	<rm></rm>			<rd> ← extend_0(<rm>[15:0])</rm></rd>	0≤{d,m}≤7
UXTH	<rd></rd>				<rd> ← extend_0(<rd>[15:0])</rd></rd>	0≤d≤7
Branch	1					
В	label				Branch to an address (range is ±2K addresses)	
B <cond></cond>	label				Conditional branch (range is -256/+254). See below for	
ВХ	<rm></rm>				Branch to address in <rm> (4·k). To return from</rm>	
DI	labal				1	!= {PC,SP}
BL	label				LR ← PC and branch (range is ±16M addresses) (Bran This opcode is a 32-bit one	ch with Link)
BLX	<rm></rm>				*	!= {PC,SP}
Miscellaneou					En . realiu branch to audress ill (NIII) (4.K)	· - \rc,38}
NOP					No Operation	
BKPT	#immed8		+		Software breakpoint	
CPSIE	I				Enable maskable interrupts	
CPSID	I				Disable maskable interrupts	
DMB					Ensures that all memory accesses are completed	before a new
					memory access is committed (Data Memory Barrier) (
DSB					Ensures that all memory accesses are completed be	
					instruction is executed (Data Synchronization Barrier)	(32 bit opc.)
ISB					Flush pipeline and ensure that all previous inscompleted before executing the next one	
					Synchronization Barrier) (32 bit opcode)	
MRS	<rd>,</rd>	<specialreg></specialreg>			Read special register (see below) (32 bit opcode)	
	<specialreg>,</specialreg>	<rd></rd>			Write special register (see below) (32 bit opcode)	
	<u> </u>		1 -		Send event to all processors in multicore (including itself)	
MSR SEV						ciij
MSR SEV SVC	#immed8				SuperVisor Call	
MSR SEV						· sleep mode.
MSR SEV SVC					SuperVisor Call If there is no record of a previous event, enter	· sleep mode.

Condition codes for the B <cond> instruction</cond>					
<cond></cond>	meaning	test			
EQ	EQual	Z == 1			
NE	Not Equal	Z == 0			
CS	Carry Set	C == 1			
CC	Carry Clear	C == 0			
MI	< 0 (MInus)	N == 1			
PL	≥ 0 (PLus)	N == 0			
VS	oVerflow Set	V == 1			
VC	oVerflow Clear	V == 0			
Intended to be used after a SUBS, SBCS, CMP or CMN instruction					
HS	unsigned ≥ (Higher or Same)	C == 1			
LO	unsigned < (LOwer)	C == 0			
HI	unsigned > (HIgher)	C == 1 && Z == 0			
LS	unsigned ≤ (Lower or Same)	C == 0 Z == 1			
GE	signed ≥ (Greater or Equal)	N == V			
LT	signed < (Less Than)	N != V			
GT	signed > (Greater Than)	Z == 0 && N == V			
LE	signed ≤ (Less or Equal)	Z == 1 N != V			

<attribute> may be one of: CODE, DATA, READONLY, READWRITE

Special registers				
name				
APSR	NZCV flags			
IPSR	exception number			
EPSR	Thumb state			
IEPSR	both IPSR and EPSR			
IAPSR	both IPSR and APSR			
EAPSR	both EPSR and APSR			
PSR	all PSRs			
MSP	main SP			
PSP	process SP			
PRIMASK	interrupt mask flag			
CONTROL	SP (MSP/PSP) used in thread mode			

```
Some ARM assembler directives (much simplified)
DCB
            [<label>]
                      DCB
                                <expr>[, <expr>]...
Where each <expr> is: a numeric expression that evaluates to an integer between -128 and +255; a single ASCII character enclosed in single quotes (e.g.:
'e'); or an ASCII string enclosed in double quotes (e.g.: "Hello, World!")
Allocates one or more bytes of memory, defining the initial runtime contents of the memory
DCW
             [<label>]
                      DCW
                                <expr>[, <expr>]...
Where each <expr> is a numeric expression that evaluates to an integer between -32 768 and +65 535
Allocates one or more halfwords of memory, aligned on two-byte boundaries, defining the initial runtime contents of the memory
DCD
             [<label>]
                      DCW
                                <expr>[, <expr>]...
Where each <expr> is a numeric expression
Allocates one or more words of memory, aligned on four-byte boundaries, defining the initial runtime contents of the memory
END
            [<label>]
Informs the assembler that it has reached the end of the source file. There must be no more directives or mnemonics after END
ALIGN
            [<label>]
                      ALIGN
                                <expr>
Where <expr> is a numeric expression that evaluates to any power of 2 between 0 and 2<sup>31</sup>
Inserts as many zero bytes (or NOP instructions) as needed until an address multiple of <expr> is reached
EXPORT
            [<label>]
                      EXPORT <symbol>
Declares <symbol> to be reachable from other source files
ENTRY
            [<label>]
                      ENTRY
Declares an entry point to a program where execution must start
AREA
            [<label>]
                                <section_name>[, <attribute>]...
                      AREA
Declares a new code or data section to be linked independently of other sections. The section named RESET will be linked at address 0x00000000, so it
must contain the initial SP and PC values at addresses 0x00000000 and 0x00000004 respectively
```