
and_resolved_i
S=1'b1 I0[7:0]
S=default I1[7:0]
O[7:0]
S
RTL_MUX
RTL_EQ
I0[2:0]
V="B"010" I1[2:0]
O
RTL_EQ
or_resolved_i
S=1'b1 I0[7:0]
S=default I1[7:0]
O[7:0]
S
RTL_MUX
RTL_EQ__0
I0[2:0]
V="B"011" I1[2:0]
O
RTL_EQ
u_flags
a[7:0]
alu_control[2:0]
b[7:0]
cout
result[7:0]
sum[7:0]
flag_c
flag_n
flag_v
flag_z
flags_nzcv
flag_c
flag_n
flag_v
flag_z
result[7:0]
u_logic_tristate
a[7:0]
alu_control[2:0]
b[7:0]
out_and[7:0]
out_or[7:0]
logica_triestado
a[7:0]
alu_control[2:0]
b[7:0]
u_adder
a[7:0]
b[7:0]
cin
cout
sum[7:0]
prefix_adder
u_mux_final
d0[7:0]
d1[7:0]
d2[7:0]
d3[7:0]
d4[7:0]
d5[7:0]
d6[7:0]
d7[7:0]
sel[2:0]
y[7:0]
Mux_decision
u_mux_b
d0[7:0]
d1[7:0]
sel
y[7:0]
Mux_instancia
u_divisor
a[7:0]
b[7:0]
cociente[7:0]
residuo[7:0]
divisor
b_inverted_i
I0[7:0]
O[7:0]
RTL_INV