
alu_control[2:0]
rst_n
b[15:0]
clk
a[15:0]
alu_control_reg_reg[2:0]
b_reg_reg[15:0]
a_reg_reg[15:0]
RTL_REG_ASYNC
CLR
C
D
Q
u_alu
Top_ALU
a[15:0]
alu_control[2:0]
b[15:0]
flag_c
flag_n
flag_v
flag_z
result[15:0]
flag_c_reg
flag_n_reg
flag_v_reg
flag_z_reg
result_reg[15:0]