

School of Engineering

Department of Electronic and Electrical Engineering

3C7 – Project 1

Mini-Arithmetic Logic Unit

3C7 – Digital Systems Design


Name: Videept Kohli Student Number:18335157 Date of Submission: 14/03/19 Lecturer: Naomi Harte


Aim:


You need to design, write/modify the Verilog modules for, and test a "mini" arithmetic logic unit. An arithmetic logic unit (ALU) performs combinatorial logic, implementing arithmetic functions. A typical ALU has a wide range of functionality from addition to bit shifting. Your ALU will provide a narrow range of functions performed on two 6-bit inputs A and B. A and B are in 2's complement format. The output of the ALU is a 6-bit number X, also in 2's complement form as appropriate, and the input fxn controls the output as follows:

fxn	X[5:0]
000	A
001	В
010	-A
011	-B
100	A>=B (is A greater than or equal to B)
101	A^B (Bitwise exclusive OR)
110	A+B
111	A-B

Functional Block Diagrams:







SECTION 1: TESTBENCH WAVEFORMS




Fig 1.1: Compressed Form of Testbench




Fig 1.2: Expanded Form of Testbench

SECTION 2: HIERARCHY OF VIVADO DESIGN SOURCES




FIGURE 2.1: Compressed form of Sources




FIGURE 2.2: Expanded Form of 6 Bit Greater Than or Equal To




FIGURE 2.3: Expanded Form of Adder Subtractor

```
Simulation Sources (1)
✓ sim_1 (1)
✓ final_main (testbench.tb) (1)
✓ dut: main (main.v) (8)
disA: displayA (displayA.v)
disB: displayB (displayB.v)
disNA: displayNA (displayNA.v)
disNB: displayNB (displayNB.v)
disNB: displayNB (displayNB.v)
odisXOR: displayXOR (displayXOR.v)
> gtoreq: sixbitgtoreq (6bitgtoreq.v) (1)
> adder: bit_ripple_adder (6bit_ripple_adder.v) (6)
> subtractor: bit_ripple_adder (6bit_ripple_adder.v) (6)
```

FIGURE 2.4: Expanded Form of Testbench Hierarchy

SECTION 3: FILE DIRECTORY STRUCTURE

Name	Date modified	Туре	Size
constrs_1	28-02-2019 15:16	File folder	
<pre>sim_1</pre>	12-03-2019 13:53	File folder	
sources_1	28-02-2019 15:35	File folder	

FIGURE 3.1: Compressed Form of File Directory Structure

Name	Date modified	Туре	Size
6bitgtoreq.v	13-03-2019 02:50	V File	1 KB
display XOR.v	28-02-2019 15:36	V File	1 KB
displayA.v	13-03-2019 03:03	V File	1 KB
displayB.v	13-03-2019 03:02	V File	1 KB
displayNA.v	13-03-2019 03:04	V File	1 KB
displayNB.v	13-03-2019 03:04	V File	1 KB
displayXOR.v	13-03-2019 03:00	V File	1 KB

FIGURE 3.2: Expanded Form of New Sources

Name	Date modified	Type	Size
6bit_ripple_adder.v	13-03-2019 02:05	V File	2 KB
eq1.v	28-02-2019 15:13	V File	1 KB
eq2,v	28-02-2019 18:13	V File	1 KB
Final.v	13-03-2019 01:56	V File	2 KB
full_adder.v	28-02-2019 15:13	V File	1 KB
gt2.v	13-03-2019 01:42	V File	1 KB
main.v	13-03-2019 04:19	V File	4 KB

FIGURE 3.3: Expanded Form of Sources Imported




FIGURE 3.4: Expanded Form of Simulation Sources




FIGURE 3.5: Expanded Form of Constraint Sources

SECTION 4: CODE FOR MODULES, TESTBENCH AND XDC

MAIN.v (1)

C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/main.v

```
1 module main
         input [5:0]x, //input wire for 1st input
         input [5:0]y,
                        //input wire for 2nd input
        input [2:0]fxn, //input wire for function
         output reg[5:0]out, //register for 6 bit outputs
        output reg carry, //register for carry out
output reg over, //register for overflow
output reg agteqb //register for A greater than equal to B
    wire[5:0] a,b,c,d,e,g,h; //wires to pick up
    wire f, i, j, k, l, m, n;
                                 //temporary outputs
14
     //Here I call all the defined modules and store their outputs in pre-defined wires
    displayA disA(.x(x[5:0]),.y(a[5:0])); //call the display A module
15 :
                                             //call display B module
    displayB disB(.x(y[5:0]),.y(b[5:0]));
    {\tt displayNA \ disNA(.x(x[5:0]),.y(c[5:0])); \ //display \ Negative \ A}
    displayNB disNB(.x(y[5:0]),.y(d[5:0])); //display negative B
18
    \label{eq:displayXOR} \ dis \texttt{XOR}(.x(x[5:0]),.y(y[5:0]),.out(e[5:0])); \ \ //display \ \texttt{XOR} \ of \ \texttt{A} \ \texttt{and} \ \texttt{B}
     21
    bit ripple adder (.x(x[5:0]),.y(y[5:0]),.sel(0),.overflow(i),.c out(j),.sum(g[5:0]));
                                                                                                   //adder with sel=0
    bit_ripple_adder subtractor(.x(x[5:0]),.y(y[5:0]),.sel(1),.overflow(k),.c_out(1),.sum(h[5:0]));
23 🖯
24
    //call switch case statement for the pre-defined values of function
26
    /\!/\!A switch case had a much neater schematic and structure so I preferred this over if
     //Can't call module inside always block hence I declared them outside and took their
28 A //outputs in wires as explained above
```

FIGURE 3.1: Declaring wires, registers and initializing modules

MAIN.v(2)

```
//call switch case statement for the pre-defined values of function
    //A switch case had a much neater schematic and structure so I preferred this over if
    //Can't call module inside always block hence I declared them outside and took their
28 🖨 //outputs in wires as explained above
29 🗦 always@*
30 🖯 begin
31 🖯
        case (fxn)
32 F
            3'b000: //fxn=000
33 🖨
               begin
34
                    agteqb=0; //clear these
                               //values so their
//LEDs will be turned off after switching function
35
                    carry=0;
36
37
                    out=a[5:0]; //set output as output of module displaying A
38 A
                 end
           3'b001: //fxn=001
39 🖨
40 🖨
                begin
41 !
                    agteqb=0;
42
43
                    over=0;
44
                    out=b[5:0]; //points to module displaying B
45 🖨
46 🖨
            3'b010: //fxn=010
47 E
                begin
48
                    agteqb=0;
49
                    carry=0;
50
51
                    out=c[5:0]; //points to module displaying negative A
52 🖨
                  end
53 ⊖
            3'b011: //fxn=011
54 🖨
                begin
55
                    agteqb=0;
56
                    carry=0;
57
                     out=d[5:0]; //points to module displaying negative B
58
```

FIGURE 3.2: Setting the outputs of first 4 functions

MAIN.v(3)

```
58
                     out=d[5:0]; //points to module displaying negative B
59 🖨
                  end
             3'b100: //fxn=100
60 €
61 🖯
                begin
62
                     carry=0;
63
                     over=0;
64
                     out=0;
                     agteqb=f;
65
                                 //points to module displaying > or =
66 🖨
                  end
67 ♀
             3'b101: //fxn=101
68 🖨
                 begin
69
                     agteqb=0;
70
                     carry=0;
71
                     over=0;
72
                     out=e[5:0]; //points to module displaying XOR
73 🖨
74 🖯
             3'b110: //fxn=110
75 🖨
                begin
76
                     agteqb=0;
77
                     over=i; //set overflow and
78
                    carry=j;//carry as defined in adder module
79
                     out=g[5:0]; //points to module displaying sum
80 🖨
81 🖨
            3'b111: //fxn=111
82 ♀
                begin
83
                     agteqb=0;
84
                     over=k;
85
                     carry=1;
8.6
                     out=h[5:0]; //points to module displaying difference
87 🖨
                 end
88 🖨
         endcase
89 A end
90 endmodule
```

FIGURE 3.3: Declaring outputs of next 4 function values

DisplayA.v

FIGURE 3.4: Module to display first input

DisplayB.v

FIGURE 3.5: Module to display second input

DisplayNA.v

FIGURE 3.6: Display negative of first input

DisplayNB.v

FIGURE 3.7: Display negative of second input

DisplayXOR.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/new/displayXOR.v
               X 🔳 陆 🗙 // 🞟 🔉
1 | 'timescale 1ns / 1ps
2
3 module displayXOR(
4
        input[5:0] x,
5 !
       input[5:0] y,
6 1
       output[5:0] out
7 .
       );
       //^ represents Exclusive OR
8 😑
       //I XOR both the numbers at once
9 白
10 '
        assign out=y^x;
11 @ endmodule
12
```

FIGURE 3.8: Display XOR of both inputs

EQ1.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/eq1.v
   1  module eq1
2 // I/O ports
3 (
4 input wire i0, i1,
5 | output wire eq
6:);
7 // signal declaration
8 | wire p0, p1;
9 □ // body
10 ⊝ // sum of two product terms
11 assign eq = p0 \mid p1;
12 // product terms
13 | assign p0 = ~i0 & ~i1;
14 | assign p1 = i0 & i1;
15 A endmodule
```

FIGURE 3.9: 1-bit equal to module

EQ2.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/eq2.v
Q 📓 🛧 🥕 🐰 🖺 ኬ 🗶 // 🖩 🔉
     // Listing 1.4
2 module eq2
        input wire[1:0] a, b,
                                        // a adn b are the two 2-bit numbers to compare
        output wire aeqb
                                        // single bit output. Should be high if a adn b the same
 6
 7
       // internal signal declaration, used to wire outpus of the 1 bit comparators
8
 9
      wire e0, e1;
10
11 🔅
12 :
      // instantiate two 1-bit comparators that we already know are tested and work
13 🖨
       // named instantiation allows us to change order of ports.
14
      eq1 eq bit0 unit (.i0(a[0]), .i1(b[0]), .eq(e0));
15
      eq1 eq_bit1_unit (.eq(e1), .i0(a[1]), .i1(b[1]));
16
       // a and b are equal if individual bits are equal, which comes from the 1-bit comparators
17
18
      assign aeqb = e0 & e1;
19
20 endmodule
```

FIGURE 3.10: 2-bit equal to module

GT2.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/gt2.v
Q 🕍 🐟 🧦 🖺 🗈 🗙 // 🎟 🔉
 1 module gt2
 2
 3
       input wire[1:0] a, b,
                                       // a adn b are the two 2-bit numbers to compare
                                       // single bit output. Should be high if a adn b the same
 4
       output wire aeqb
 5
 6
 7
       // internal signal declaration, used to wire outpus of the 1 bit comparators
 8
      wire p1,p2,p3,p4,p5,p6;
 9
10
      assign p1=a[1] & ~b[1]; //logic statement for p1
11
12
       assign p2=a[0] & ~b[1]; //logic statement for p2
13
      assign p3=p2 & ~b[0];
14
15
      assign p4=a[1] & a[0]; //logic statement for p3
16
      assign p5=p4 & ~b[0];
17
18
      assign p6=p1 | p3;
19
       assign aeqb=p6 | p5;
                               //ouput is high if any of these 3 conditions are fulfilled
20
21 endmodule
22
```

FIGURE 3.11: 2-bit greater than module

Final.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/Final.v
Q 🕍 🧆 🔏 🖺 🛍 🗶 // 🖩 Q
 1 module Final (
 2 input wire[7:0] c.d.
3
    output wire eight
 5
         wire b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11; //all the wires required to be declared as outputs
 7
         gt2 gt_bit01(.a(c[1:0]),.b(d[1:0]),.aeqb(b0)); //a[1:0]>b[1:0]
 8
         gt2 gt_bit23(.a(c[3:2]),.b(d[3:2]),.aeqb(b1)); //a[3:2]>b[3:2]
         gt2 gt_bit45(.a(c[5:4]),.b(d[5:4]),.aeqb(b2)); //a[5:4]>b[5:4]
gt2 gt_bit67(.a(c[7:6]),.b(d[7:6]),.aeqb(b3)); //a[7:6]>b[7:6]
9
10
         eq2 eq_bit01(.a(c[1:0]),.b(d[1:0]),.aeqb(b4)); //a[1:0]=b[1:0]
         eq2 eq_bit23(.a(c[3:2]),.b(d[3:2]),.aeqb(b5)); //a[3:2]=b[3:2]
eq2 eq_bit45(.a(c[5:4]),.b(d[5:4]),.aeqb(b6)); //a[5:4]=b[5:4]
12
13
         eq2 eq_bit67(.a(c[7:6]),.b(d[7:6]),.aeqb(b10)); //a[7:6]=b[7:6]
14
15 0
         //Here I'm directly running the modules for the 2 bit greater than module
160
         //and the 2 bit equal to module which in turn would call the 1 bit equal to module
17
18
         assign b7= b10&b2; //First 2 bits equal, next 2 bits greater
19
         assign b8=b10&b6&b1; //When the 2:3 bits are greater
         assign b9=b10&b6&b5&b0; //When the 1:0 bits are greater
20
21
         assign b11=b10&b6&b5&b4; // When the numbers are equal
22
23
         assign eight=b3|b7|b8|b9|b11; //Any of these 5 defined conditions would lead to
24
                                            //greater than or equal to output
25
26
27 @ endmodule
```

FIGURE 3.12: 8-bit greater than equal to module

6bitgtoreq.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/new/6bitgtoreq.v
Q 🕍 🛧 🥕 🐰 🖺 🛍 🗶 // 🖩 Q
1 'timescale 1ns / 1ps
2 //This module takes in my 6 bit input and converts it to 8 bit for the 8 bit comparator
3  module sixbitgtoreq
4 (
5
        input wire[5:0] x,y, //two 6 bit inputs from main
6
        output wire agteqb
                               //takes in output from 8 bit comparator
7 );
8 reg[7:0] a,b;
10 ⊖ always @*
11 \Diamond begin
12 👨
        if(x[5]==0) //checks first bit
          egin //if first bit is 0

a[7]=0; //then it assigns the 2 new bits as 0

a[6]=0; //as it won't affect comparison
13 ⊖
       begin
14
15
16
          a[5:0]=x;
17白
     end
18 ⊖
        if(x[5]==1) //if first bit is 1
                       //then it assigns the 2 new bits as 1
19 🖯
       begin
20
           a[7]=1;
                       //as it won't affect comparison
21
           a[6]=1;
22
          a[5:0]=x;
23 🖨
```

FIGURE 3.13: 6-bit greater than or equal to module

6bitgtoreq.v(2)

```
if(y[5]==0)
begin
    b[7]=0;
b[6]=0;
b[5:0]=y;
end
if(y[5]==1)
begin
    b[7]=1;
b[6]=1;
b[6]=1;
b[5:0]=y;
end
end
Final gteqoreq(.c(a[7:0]),.d(b[7:0]),.eight(agteqb)); //sends new 8 bit number to comparator
endmodule
```

FIGURE 3.14: 6-bit greater than or equal to module

Full_adder.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/full_adder.v
      ★ → ¾ ■ ■ X // ■ Q
    module FullAdder(a, b, cin, s, cout);
 1
 2
      // 3C7 LabD 2010
      // a and b are the bits to add
 3
 4
      // cin is carry in
 5
      input wire a, b, cin;
 6
 7
      // s is the sum of a and b. cout is any carry out bit
 8
      // wires since just using assign here
 9
      output wire s, cout;
10
11
      // logic for sum and carry
12
      assign s = cin ^ a ^ b;
      assign cout = (b & cin) | (a & cin) | (a & b);
13
14
15
    endmodule
16
```

FIGURE 3.15: 2 bit Full Adder Module

6bit_ripple_adder.v

```
C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/6bit_ripple_adder.v
Q 📓 🐟 🥕 🔏 🖺 🛍 🗶 // 🖩 🗘
 input [5:0]x,
          input [5:0]y,
 5
 6
          input sel,
 7
          output overflow,
 8
          output c out,
 9
          output [5:0]sum
10
          //I set the required inputs and outputs
11
          );
12
          wire w1.w2.w3.w4.w5;
13 🕏
          //required wires as seen in block diagram
14
15
          //Subtraction if sel is 1 which inverts the number
16
          //Addition is sel is 0 which inverts sel
17 🖨
          //This will add/subtract all the bits depending on sel
18
          \label{eq:fullAdder} FullAdder \ f1(.a(x[0]),.b((\sim sel&(y[0])))(sel&(\sim y[0]))),.cin(sel),.s(sum[0]),.cout(w1));
19
          \label{eq:full-Adder} Full-Adder \ f2 (.a(x[1]),.b((~sel&(y[1]))|(sel&(~y[1]))),.cin(w1),.s(sum[1]),.cout(w2));
20
          FullAdder f3(.a(x[2]),.b((\simsel&(y[2]))|(sel&(\simy[2]))),.cin(w2),.s(sum[2]),.cout(w3));
21
           FullAdder \ f4(.a(x[3]),.b((\sim sel&(y[3])) | (sel&(\sim y[3]))),.cin(w3),.s(sum[3]),.cout(w4)); \\
           \label{eq:formula} Full \texttt{Adder} \ \ \texttt{f5} \ (.\ \texttt{a} \ (\texttt{x[4]}) \ , .\ \texttt{b} \ ((\sim \texttt{sel&} \ (\texttt{y[4]})) \ | \ (\texttt{sel&} \ (\sim \texttt{y[4]}))) \ , .\ \texttt{cin} \ (\texttt{w4}) \ , .\ \texttt{s} \ (\texttt{sum[4]}) \ , .\ \texttt{cout} \ (\texttt{w5})) \ ;
22
23
          Full Adder \ f6(.a(x[5]),.b((\sim sel&(y[5])) | (sel&(\sim y[5]))),.cin(w5),.s(sum[5]),.cout(c_out));
24 0
          //C_out is the carry bit from last FullAdder
25
260
           //We get overflow by XORing the last two carries
27
          assign overflow=(c out^w5);
28 \( \hat{\text{endmodule}} \)
```

FIGURE 3.16: 6-bit adder/subtractor module

Basys3_master.xdc (1)

```
set property PACKAGE_PIN V17 [get ports {x[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[0]}]
set property PACKAGE_PIN V16 [get_ports {x[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[1]}]
set property PACKAGE_PIN W16 [get ports {x[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[2]}]
set property PACKAGE_PIN W17 [get ports {x[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[3]}]
set property PACKAGE PIN W15 [get ports {x[4]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[4]}]
set property PACKAGE_PIN V15 [get ports {x[5]}]
    set property IOSTANDARD LVCMOS33 [get ports {x[5]}]
set_property PACKAGE_PIN W14 [get_ports {y[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {y[0]}]
set_property PACKAGE_PIN W13 [get_ports {y[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {y[1]}]
set property PACKAGE_PIN V2 [get ports {y[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {y[2]}]
set_property PACKAGE_PIN T3 [get_ports {y[3]}]
   set_property IOSTANDARD LVCMOS33 [get_ports {y[3]}]
set_property PACKAGE_PIN T2 [get_ports {y[4]}]
    set property IOSTANDARD LVCMOS33 [get ports {y[4]}]
set property PACKAGE_PIN R3 [get ports {y[5]}]
   set property IOSTANDARD LVCMOS33 [get ports {y[5]}]
#set property PACKAGE PIN W2 [get ports {fxn[0]]}]
    #set property IOSTANDARD LVCMOS33 [get ports {sel}]
set property PACKAGE_PIN U1 [get ports {fxn[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {fxn[0]}]
set_property PACKAGE_PIN T1 [get_ports {fxn[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {fxn[1]}]
set property PACKAGE_PIN R2 [get ports {fxn[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {fxn[2]}]
```

FIGURE 3.17: Creating XDC file inputs

Basys3_master.xdc (2)

```
## LEDs
46
    set property PACKAGE PIN U16 [get ports {out[0]}]
47
48
        set property IOSTANDARD LVCMOS33 [get ports {out[0]}]
49
    set property PACKAGE_PIN E19 [get ports {out[1]}]
50
        set property IOSTANDARD LVCMOS33 [get ports {out[1]}]
    set property PACKAGE PIN U19 [get ports {out[2]}]
51
        set property IOSTANDARD LVCMOS33 [get_ports {out[2]}]
52
53
   set property PACKAGE_PIN V19 [get ports {out[3]}]
        set property IOSTANDARD LVCMOS33 [get_ports {out[3]}]
54
55
   set property PACKAGE_PIN W18 [get ports {out[4]}]
        set_property IOSTANDARD LVCMOS33 [get_ports {out[4]}]
56
57
   set_property PACKAGE_PIN U15 [get_ports {out[5]}]
58
        set_property IOSTANDARD LVCMOS33 [get_ports {out[5]}]
59
   set property PACKAGE_PIN U14 [get ports {carry}]
60
        set property IOSTANDARD LVCMOS33 [get ports {carry}]
61 set property PACKAGE_PIN V14 [get ports {over}]
62
        set property IOSTANDARD LVCMOS33 [get ports {over}]
63
   set property PACKAGE_PIN V13 [get ports {agteqb}]
64
        set property IOSTANDARD LVCMOS33 [get ports {agteqb}]
        t property PACKAGE PIN V3 [get ports [led[9]]]
```

FIGURE 3.18: Creating XDC file outputs

TESTBENCH

I've designed exhaustive testbenches to test all the above modules exhaustively. For all the individual modules, I tested them far more rigorously in my previous lab sessions as you can see in my previous reports which I've included.

All the cases gave me outputs as expected and hence I feel that the Arithmetic Logic Unit is a success as a whole.

Testbench (1)

```
C:/Users/coolv/Project/Project.srcs/sim 1/new/testbench.tb
Q 📓 🛧 🥕 🐰 📵 📭 🗙 // 🎟 🔉
  1 module final_main;
         // signal declaration
        reg [5:0] test_in0, test_in1;
        reg [2:0] test_func;
         wire [5:0] test_out;
       wire overflow , c_out,agteqb ;
         // instantiate the circuit under test
 10
 11
            (.x(\textit{test\_in0}), .y(\textit{test\_in1}), .fxn(\textit{test\_func}), .out(\textit{test\_out}) \ , \ .over(\textit{overflow}), \ .carry(\textit{c\_out}), .agteqb(\textit{agteqb}));
 12
         // test vector generator
 13
 14 🖯
        initial
 15 👨
        begin
 16
            test_in0 = 6'b110010;
 18
           test_in1 = 6'b001100;
 19
            test_func= 3'b000;
 20
           #50;
21
22
            test in0 = 6'b001100;
            test in1 = 6'b110010;
23
            test_func= 3'b001;
 24
 25
            #50;
```

Testbench(2)

```
27
          test in0 = 6'b110010;
         test_in1 = 6'b001100;
28
29
         test_func= 3'b010;
30
         #50;
31
         test_in0 = 6'b001100;
32
33
         test_in1 = 6'b110010;
34
         test_func= 3'b011;
35
36
37
        test_in0 = 6'b110101;
38
         test_in1 = 6'b101100;
        test_func= 3'b100;
        #50;
40
41
42
        test_in0 = 6'b100101;
43
         test_in1 = 6'b101100;
         test_func= 3'b100;
44
45
         #50;
46
47
        test_in0 = 6'b010101;
         test_in1 = 6'b001100;
48
         test_func= 3'b100;
49
50
         #50;
51
        test_in0 = 6'b010101;
52
         test_in1 = 6'b001100;
53
54
         test_func= 3'b100;
          #50;
```

Testbench (3)

```
test in0 = 6'b010101;
57
          test in1 = 6'b101100;
58
59
          test func= 3'b100;
60
          #50;
61
62
          test in0 = 6'b110101;
          test in1 = 6'b110101;
63
64
          test func= 3'b100;
65
          #50;
66
          test in0 = 6'b110101;
67
          test in1 = 6'b101100;
68
          test func= 3'b101;
69
          #50;
70
71
          test in0 = 6'b011010;
72
          test in1 = 6'b010100;
73
74
          test func= 3'b111;
75
          # 50;
76
          test in0 = 6'b010010;
77
          test in1 = 6'b010100;
78
79
          test func= 3'b110;
          # 50;
80
81
82
          test in0 = 6'b101010;
          test in1 = 6'b110100;
83
84
          test func= 3'b111;
85
          # 50;
```


Testbench(4)

```
87
           test in0 = 6'b10101010;
 88
           test in1 = 6'b110100;
           test func= 3'b110;
 89
           # 50;
 90
 91
 92
           test in0 = 6'b111010;
           test in1 = 6'b110100;
 93
 94
           test func= 3'b111;
 95
           # 50;
 96
           test in0 = 6'b010010;
 97
           test in1 = 6'b010100;
98
 99
           test func= 3'b110;
100
           # 50;
101
102
           test in0 = 6'b111010;
103
           test in1 = 6'b010100;
104
           test func= 3'b111;
105
           # 50;
106
107
           test in0 = 6'b010010;
108
           test in1 = 6'b110100;
109
           test func= 3'b110;
110
           # 50;
111
           test in0 = 6'b1000000;
112
113
           test in1 = 6'b1000000;
           test func= 3'b110;
114
115
            # 50;
```

Testbench(5)

```
test in0 = 6'b100000;
112
           test in1 = 6'b100000;
113
114
           test func= 3'b110;
           # 50;
115
116
117
           $stop;
118 🖨
       end
119
120
121 @ endmodule
122
```

DEMO



INPUTS

The switches R2, T1 and V1 are assigned as the 3 bits of the function, with R2 being the most significant bit.

The 6 switches from (V15-V17) are assigned as the 6-bit input for A, with V15 being the most significant bit.

The 6 switches from (R3-W14) are assigned as the 6-bit input for B., with R3 being the most significant bit.

OUTPUTS

The 6 LEDS from (V15-V16) are assigned as the 6-bit output for the ALU, with V15 as the most significant bit.

The LED U14 is assigned as the 1-bit carry out output.

The LED V14 is assigned as the 1-bit overflow output.

The LED V13 is assigned as the 1-bit greater than equal to output.

PREVIOUS SUBMISSIONS

I've previously submitted my 6_bit_ripple_adder and my 8_bit_comparator codes on time which I've then imported into this project and used as modules.

While I could not import all the testcases I tried previously into this project, I've tried most of the testcases here.

I've thoroughly tested these modules before submitting them as can be seen from the reports I've included herewith.


I've included both of my previous files as LabB_kohliv and LabC_kohliv.

WHAT I WOULD DO DIFFERENTLY


I had a lot of errors due to not initializing outputs before moving to other functions and that is something I had to fix but works perfectly now.

Later, after I'd already completed a large part of my project I thought I could even do the first few function outputs using the adder module but by that I'd have to re-do a large part so I just stuck to defining separate modules for everything.


DISPLAYING OUTPUTS




ADDER TESTBENCH CAUSING OVERFLOW



SUBTRACTOR TESTBENCH CAUSING CARRY



SUBTRACTOR TESTBENCH WITH NO CARRY AND OVERFLOW




ADDER TESTBENCH WITH CARRY AND OVERFLOW




GREATER THAN EQUAL TO WITH ONE POSITIVE AND ONE NEGATIVE



DISPLAYING XOR OF BOTH INPUTS




GREATER THAN EQUAL TO WITH BOTH NEGATIVE INPUTS




DISPLAYING FIRST INPUT TESTBENCH



DISPLAYING SECOND INPUT TESTBENCH



GREATER THAN EQUAL TO WITH BOTH POSITIVE INPUTS



DISPLAYING NEGATIVE OF SECOND INPUT TESTBENCH



DISPLAYING NEGATIVE OF FIRST INPUT TESTBENCH