



Trinity College Dublin

Coláiste na Tríonóide, Baile Átha Cliath

The University of Dublin

School of Engineering
Department of Electronic and Electrical Engineering

3C7 – Project 1

Mini-Arithmetic Logic Unit

3C7 – Digital Systems Design


Name: Videept Kohli
Student Number: 18335157
Date of Submission: 14/03/19
Lecturer: Naomi Harte


Aim:

You need to design, write/modify the Verilog modules for, and test a “mini” arithmetic logic unit. An arithmetic logic unit (ALU) performs combinatorial logic, implementing arithmetic functions. A typical ALU has a wide range of functionality from addition to bit shifting. Your ALU will provide a narrow range of functions performed on two 6-bit inputs A and B. A and B are in 2’s complement format. The output of the ALU is a 6-bit number X, also in 2’s complement form as appropriate, and the input fxn controls the output as follows:

fxn	X[5:0]
000	A
001	B
010	-A
011	-B
100	$A \geq B$ (is A greater than or equal to B)
101	$A \oplus B$ (Bitwise exclusive OR)
110	$A + B$
111	$A - B$

Functional Block Diagrams:





SECTION 1: TESTBENCH WAVEFORMS




Fig 1.1: Compressed Form of Testbench




Fig 1.2: Expanded Form of Testbench

SECTION 2: HIERARCHY OF VIVADO DESIGN SOURCES




FIGURE 2.1: Compressed form of Sources




FIGURE 2.2: Expanded Form of 6 Bit Greater Than or Equal To




FIGURE 2.3: Expanded Form of Adder Subtractor




FIGURE 2.4: Expanded Form of Testbench Hierarchy

SECTION 3: FILE DIRECTORY STRUCTURE

This PC > Windows (C:) > Users > coolv > Project > Project.srcs

Name	Date modified	Type	Size
constrs_1	28-02-2019 15:16	File folder	
sim_1	12-03-2019 13:53	File folder	
sources_1	28-02-2019 15:35	File folder	

FIGURE 3.1: Compressed Form of File Directory Structure

This PC > Windows (C:) > Users > coolv > Project > Project.srcs > sources_1 > new

Name	Date modified	Type	Size
6bitgtoreq.v	13-03-2019 02:50	V File	1 KB
display XOR.v	28-02-2019 15:36	V File	1 KB
displayA.v	13-03-2019 03:03	V File	1 KB
displayB.v	13-03-2019 03:02	V File	1 KB
displayNA.v	13-03-2019 03:04	V File	1 KB
displayNB.v	13-03-2019 03:04	V File	1 KB
displayXOR.v	13-03-2019 03:00	V File	1 KB

FIGURE 3.2: Expanded Form of New Sources

This PC > Windows (C:) > Users > coolv > Project > Project.srcs > sources_1 > imports > Vivado Project

Name	Date modified	Type	Size
6bit_ripple_adder.v	13-03-2019 02:05	V File	2 KB
eq1.v	28-02-2019 15:13	V File	1 KB
eq2.v	28-02-2019 18:13	V File	1 KB
Final.v	13-03-2019 01:56	V File	2 KB
full_adder.v	28-02-2019 15:13	V File	1 KB
gt2.v	13-03-2019 01:42	V File	1 KB
main.v	13-03-2019 04:19	V File	4 KB

FIGURE 3.3: Expanded Form of Sources Imported


This PC > Windows (C:) > Users > coolv > Project > Project.srcs > sim_1 > new			
Name	Date modified	Type	Size
 testbench.tb	13-03-2019 14:04	TB File	3 KB

FIGURE 3.4: Expanded Form of Simulation Sources


This PC > Windows (C:) > Users > coolv > Project > Project.srcs > constrs_1 > imports > Vivado Project			
Name	Date modified	Type	Size
 Basys3_Master.xdc	28-02-2019 17:56	XDC File	13 KB

FIGURE 3.5: Expanded Form of Constraint Sources

SECTION 4: CODE FOR MODULES, TESTBENCH AND XDC

MAIN.v (1)

C:/Users/coolv/Project/Project.srscs/sources_1/imports/Vivado Project/main.v

```
1 module main
2 (
3     input [5:0]x, //input wire for 1st input
4     input [5:0]y, //input wire for 2nd input
5     input [2:0]fxn, //input wire for function
6     output reg[5:0]out, //register for 6 bit outputs
7     output reg carry, //register for carry out
8     output reg over, //register for overflow
9     output reg agteqb //register for A greater than equal to B
10 );
11 wire[5:0] a,b,c,d,e,g,h; //wires to pick up
12 wire f,i,j,k,l,m,n; //temporary outputs
13
14 //Here I call all the defined modules and store their outputs in pre-defined wires
15 displayA disA(.x(x[5:0]),.y(a[5:0])); //call the display A module
16 displayB disB(.x(y[5:0]),.y(b[5:0])); //call display B module
17 displayNA disNA(.x(x[5:0]),.y(c[5:0])); //display Negative A
18 displayNB disNB(.x(y[5:0]),.y(d[5:0])); //display negative B
19 displayXOR disXOR(.x(x[5:0]),.y(y[5:0]),.out(e[5:0])); //display XOR of A and B
20 sixbitgtoreq gtoreq(.x(x[5:0]),.y(y[5:0]),.agteqb(f)); //check if A is > or = B
21 bit_ripple_adder adder(.x(x[5:0]),.y(y[5:0]),.sel(0),.overflow(i),.c_out(j),.sum(g[5:0])); //adder with sel=0
22 bit_ripple_adder subtractor(.x(x[5:0]),.y(y[5:0]),.sel(1),.overflow(k),.c_out(l),.sum(h[5:0]));
23 //adder with sel=1
24
25 //call switch case statement for the pre-defined values of function
26 //A switch case had a much neater schematic and structure so I preferred this over if
27 //Can't call module inside always block hence I declared them outside and took their
28 //outputs in wires as explained above
```

FIGURE 3.1: Declaring wires, registers and initializing modules

MAIN.v(2)

```
25 //call switch case statement for the pre-defined values of function
26 //A switch case had a much neater schematic and structure so I preferred this over if
27 //Can't call module inside always block hence I declared them outside and took their
28 //outputs in wires as explained above
29 always@*
30 begin
31     case(fxn)
32         3'b000: //fxn=000
33             begin
34                 agteqb=0; //clear these
35                 carry=0; //values so their
36                 over=0; //LEDs will be turned off after switching function
37                 out=a[5:0]; //set output as output of module displaying A
38             end
39         3'b001: //fxn=001
40             begin
41                 agteqb=0;
42                 carry=0;
43                 over=0;
44                 out=b[5:0]; //points to module displaying B
45             end
46         3'b010: //fxn=010
47             begin
48                 agteqb=0;
49                 carry=0;
50                 over=0;
51                 out=c[5:0]; //points to module displaying negative A
52             end
53         3'b011: //fxn=011
54             begin
55                 agteqb=0;
56                 carry=0;
57                 over=0;
58                 out=d[5:0]; //points to module displaying negative B
59             end
60     endcase
61 end
```

FIGURE 3.2: Setting the outputs of first 4 functions

MAIN.v(3)

```
57         over=0;
58         out=d[5:0]; //points to module displaying negative B
59     end
60     3'b100: //fxn=100
61     begin
62         carry=0;
63         over=0;
64         out=0;
65         agteqb=f; //points to module displaying > or =
66     end
67     3'b101: //fxn=101
68     begin
69         agteqb=0;
70         carry=0;
71         over=0;
72         out=e[5:0]; //points to module displaying XOR
73     end
74     3'b110: //fxn=110
75     begin
76         agteqb=0;
77         over=i; //set overflow and
78         carry=j; //carry as defined in adder module
79         out=g[5:0]; //points to module displaying sum
80     end
81     3'b111: //fxn=111
82     begin
83         agteqb=0;
84         over=k;
85         carry=1;
86         out=h[5:0]; //points to module displaying difference
87     end
88 endcase
89 end
90 endmodule
```

FIGURE 3.3: Declaring outputs of next 4 function values

DisplayA.v

C:/Users/coolv/Project/Project.srcs/sources_1/new/displayA.v

```
1 module displayA
2 (
3     input[5:0] x,
4     output[5:0] y
5 );
6 //This module is to set ouptut as first 8 bit number
7 assign y=x;
8 endmodule
9
```

FIGURE 3.4: Module to display first input

DisplayB.v

```
C:/Users/coolv/Project/Project.srscs/sources_1/new/displayB.v

1  `timescale 1ns / 1ps
2
3  module displayB
4  (
5      input[5:0] x,
6      output[5:0] y
7  );
8  //This module is to set the output as the second 8 bit number
9  assign y=x;
10 endmodule
```

FIGURE 3.5: Module to display second input

DisplayNA.v

```
C:/Users/coolv/Project/Project.srscs/sources_1/new/displayNA.v

1  `timescale 1ns / 1ps
2
3  module displayNA
4  (
5      input[5:0] x,
6      output[5:0] y
7  );
8  //This module is to set the output as the negative of first number
9  //First we take the 2's complement and then add 1
10 assign y=~x+1;
11 endmodule
12
```

FIGURE 3.6: Display negative of first input

DisplayNB.v

C:/Users/coolv/Project/Project.srscs/sources_1/new/displayNB.v

```
1  `timescale 1ns / 1ps
2
3  module displayNB
4  (
5      input[5:0] x,
6      output[5:0] y
7  );
8  //This module is to set the output as the negative of first number
9  //First we take the 2's complement and then add 1
10 assign y=~x+1;
11 endmodule
12
```

FIGURE 3.7: Display negative of second input

DisplayXOR.v

C:/Users/coolv/Project/Project.srscs/sources_1/new/displayXOR.v

```
1  `timescale 1ns / 1ps
2
3  module displayXOR(
4      input[5:0] x,
5      input[5:0] y,
6      output[5:0] out
7  );
8  //^ represents Exclusive OR
9  //I XOR both the numbers at once
10 assign out=y^x;
11 endmodule
12
```

FIGURE 3.8: Display XOR of both inputs

EQ1.v

C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/eq1.v

```
1 module eq1
2   // I/O ports
3   (
4     input wire i0, i1,
5     output wire eq
6   );
7   // signal declaration
8   wire p0, p1;
9   // body
10  // sum of two product terms
11  assign eq = p0 | p1;
12  // product terms
13  assign p0 = ~i0 & ~i1;
14  assign p1 = i0 & i1;
15 endmodule
```

FIGURE 3.9: 1-bit equal to module

EQ2.v

C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/eq2.v

```
1 // Listing 1.4
2 module eq2
3   (
4     input wire[1:0] a, b,           // a and b are the two 2-bit numbers to compare
5     output wire aeqb                // single bit output. Should be high if a and b the same
6   );
7
8   // internal signal declaration, used to wire outputs of the 1 bit comparators
9   wire e0, e1;
10
11  // body
12  // instantiate two 1-bit comparators that we already know are tested and work
13  // named instantiation allows us to change order of ports.
14  eq1 eq_bit0_unit (.i0(a[0]), .i1(b[0]), .eq(e0));
15  eq1 eq_bit1_unit (.eq(e1), .i0(a[1]), .i1(b[1]));
16
17  // a and b are equal if individual bits are equal, which comes from the 1-bit comparators
18  assign aeqb = e0 & e1;
19
20 endmodule
```

FIGURE 3.10: 2-bit equal to module

GT2.v

```
C:/Users/coolv/Project/Project.srscs/sources_1/imports/Vivado Project/gt2.v
1 module gt2
2 (
3     input wire[1:0] a, b,          // a and b are the two 2-bit numbers to compare
4     output wire aeqb              // single bit output. Should be high if a and b the same
5 );
6
7 // internal signal declaration, used to wire outputs of the 1 bit comparators
8 wire p1,p2,p3,p4,p5,p6;
9
10 assign p1=a[1] & ~b[1]; //logic statement for p1
11
12 assign p2=a[0] & ~b[1]; //logic statement for p2
13 assign p3=p2 & ~b[0];
14
15 assign p4=a[1] & a[0]; //logic statement for p3
16 assign p5=p4 & ~b[0];
17
18 assign p6=p1 | p3;
19 assign aeqb=p6 | p5; //output is high if any of these 3 conditions are fulfilled
20
21 endmodule
22
```

FIGURE 3.11: 2-bit greater than module

Final.v

```
C:/Users/coolv/Project/Project.srscs/sources_1/imports/Vivado Project/Final.v
1 module Final(
2 input wire[7:0] c,d,
3 output wire eight
4 );
5     wire b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11; //all the wires required to be declared as outputs
6
7     gt2 gt_bit01(.a(c[1:0]),.b(d[1:0]),.aeqb(b0)); //a[1:0]>b[1:0]
8     gt2 gt_bit23(.a(c[3:2]),.b(d[3:2]),.aeqb(b1)); //a[3:2]>b[3:2]
9     gt2 gt_bit45(.a(c[5:4]),.b(d[5:4]),.aeqb(b2)); //a[5:4]>b[5:4]
10    gt2 gt_bit67(.a(c[7:6]),.b(d[7:6]),.aeqb(b3)); //a[7:6]>b[7:6]
11    eq2 eq_bit01(.a(c[1:0]),.b(d[1:0]),.aeqb(b4)); //a[1:0]=b[1:0]
12    eq2 eq_bit23(.a(c[3:2]),.b(d[3:2]),.aeqb(b5)); //a[3:2]=b[3:2]
13    eq2 eq_bit45(.a(c[5:4]),.b(d[5:4]),.aeqb(b6)); //a[5:4]=b[5:4]
14    eq2 eq_bit67(.a(c[7:6]),.b(d[7:6]),.aeqb(b10)); //a[7:6]=b[7:6]
15    //Here I'm directly running the modules for the 2 bit greater than module
16    //and the 2 bit equal to module which in turn would call the 1 bit equal to module
17
18    assign b7= b10&b2; //First 2 bits equal, next 2 bits greater
19    assign b8=b10&b6&b1; //When the 2:3 bits are greater
20    assign b9=b10&b6&b5&b0; //When the 1:0 bits are greater
21    assign b11=b10&b6&b5&b4; // When the numbers are equal
22
23    assign eight=b3|b7|b8|b9|b11; //Any of these 5 defined conditions would lead to
24    //greater than or equal to output
25
26
27 endmodule
28
```

FIGURE 3.12: 8-bit greater than equal to module

6bitgtoreq.v

```
C:/Users/coolv/Project/Project.srscs/sources_1/new/6bitgtoreq.v
Q [Icons]
1  `timescale 1ns / 1ps
2  //This module takes in my 6 bit input and converts it to 8 bit for the 8 bit comparator
3  module sixbitgtoreq
4  (
5      input wire[5:0] x,y,    //two 6 bit inputs from main
6      output wire agteqb      //takes in output from 8 bit comparator
7  );
8      reg[7:0] a,b;
9
10 always @*
11 begin
12     if(x[5]==0)              //checks first bit
13     begin                    //if first bit is 0
14         a[7]=0;              //then it assigns the 2 new bits as 0
15         a[6]=0;              //as it won't affect comparison
16         a[5:0]=x;
17     end
18     if(x[5]==1)              //if first bit is 1
19     begin                    //then it assigns the 2 new bits as 1
20         a[7]=1;              //as it won't affect comparison
21         a[6]=1;
22         a[5:0]=x;
23     end
end
```

FIGURE 3.13: 6-bit greater than or equal to module

6bitgtoreq.v(2)

```

    if(y[5]==0)
    begin
        b[7]=0;
        b[6]=0;
        b[5:0]=y;
    end
    if(y[5]==1)
    begin
        b[7]=1;
        b[6]=1;
        b[5:0]=y;
    end
end
Final gteqoreq(.c(a[7:0]),.d(b[7:0]),.eight(agteqb)); //sends new 8 bit number to comparator
endmodule
```

FIGURE 3.14: 6-bit greater than or equal to module

Full_adder.v

C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/full_adder.v

```
1 module FullAdder(a, b, cin, s, cout);
2     // 3C7 LabD 2010
3     // a and b are the bits to add
4     // cin is carry in
5     input wire a, b, cin;
6
7     // s is the sum of a and b. cout is any carry out bit
8     // wires since just using assign here
9     output wire s, cout;
10
11     // logic for sum and carry
12     assign s = cin ^ a ^ b;
13     assign cout = (b & cin) | (a & cin) | (a & b);
14
15 endmodule
16
```

FIGURE 3.15: 2 bit Full Adder Module

6bit_ripple_adder.v

C:/Users/coolv/Project/Project.srcs/sources_1/imports/Vivado Project/6bit_ripple_adder.v

```
1 module bit_ripple_adder(
2     input [5:0]x,
3     input [5:0]y,
4     input sel,
5     output overflow,
6     output c_out,
7     output [5:0]sum
8 );
9 //I set the required inputs and outputs
10 );
11 wire w1,w2,w3,w4,w5;
12 //required wires as seen in block diagram
13
14 //Subtraction if sel is 1 which inverts the number
15 //Addition is sel is 0 which inverts sel
16 //This will add/subtract all the bits depending on sel
17 FullAdder f1(.a(x[0]),.b((~sel&(y[0]))|(sel&(~y[0]))),.cin(sel),.s(sum[0]),.cout(w1));
18 FullAdder f2(.a(x[1]),.b((~sel&(y[1]))|(sel&(~y[1]))),.cin(w1),.s(sum[1]),.cout(w2));
19 FullAdder f3(.a(x[2]),.b((~sel&(y[2]))|(sel&(~y[2]))),.cin(w2),.s(sum[2]),.cout(w3));
20 FullAdder f4(.a(x[3]),.b((~sel&(y[3]))|(sel&(~y[3]))),.cin(w3),.s(sum[3]),.cout(w4));
21 FullAdder f5(.a(x[4]),.b((~sel&(y[4]))|(sel&(~y[4]))),.cin(w4),.s(sum[4]),.cout(w5));
22 FullAdder f6(.a(x[5]),.b((~sel&(y[5]))|(sel&(~y[5]))),.cin(w5),.s(sum[5]),.cout(c_out));
23 //C_out is the carry bit from last FullAdder
24
25 //We get overflow by XORing the last two carries
26 assign overflow=(c_out^w5);
27 endmodule
28
29
```

FIGURE 3.16: 6-bit adder/subtractor module

Basys3_master.xdc (1)

```
set_property PACKAGE_PIN V17 [get_ports {x[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {x[0]}]
set_property PACKAGE_PIN V16 [get_ports {x[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {x[1]}]
set_property PACKAGE_PIN W16 [get_ports {x[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {x[2]}]
set_property PACKAGE_PIN W17 [get_ports {x[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {x[3]}]
set_property PACKAGE_PIN W15 [get_ports {x[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {x[4]}]
set_property PACKAGE_PIN V15 [get_ports {x[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {x[5]}]
set_property PACKAGE_PIN W14 [get_ports {y[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {y[0]}]
set_property PACKAGE_PIN W13 [get_ports {y[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {y[1]}]
set_property PACKAGE_PIN V2 [get_ports {y[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {y[2]}]
set_property PACKAGE_PIN T3 [get_ports {y[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {y[3]}]
set_property PACKAGE_PIN T2 [get_ports {y[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {y[4]}]
set_property PACKAGE_PIN R3 [get_ports {y[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {y[5]}]
#set_property PACKAGE_PIN W2 [get_ports {fxn[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {sel}]
set_property PACKAGE_PIN U1 [get_ports {fxn[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {fxn[0]}]
set_property PACKAGE_PIN T1 [get_ports {fxn[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {fxn[1]}]
set_property PACKAGE_PIN R2 [get_ports {fxn[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {fxn[2]}]
```

FIGURE 3.17: Creating XDC file inputs

Basys3_master.xdc (2)

```
45
46 ## LEDs
47 set_property PACKAGE_PIN U16 [get_ports {out[0]}]
48     set_property IOSTANDARD LVCMOS33 [get_ports {out[0]}]
49 set_property PACKAGE_PIN E19 [get_ports {out[1]}]
50     set_property IOSTANDARD LVCMOS33 [get_ports {out[1]}]
51 set_property PACKAGE_PIN U19 [get_ports {out[2]}]
52     set_property IOSTANDARD LVCMOS33 [get_ports {out[2]}]
53 set_property PACKAGE_PIN V19 [get_ports {out[3]}]
54     set_property IOSTANDARD LVCMOS33 [get_ports {out[3]}]
55 set_property PACKAGE_PIN W18 [get_ports {out[4]}]
56     set_property IOSTANDARD LVCMOS33 [get_ports {out[4]}]
57 set_property PACKAGE_PIN U15 [get_ports {out[5]}]
58     set_property IOSTANDARD LVCMOS33 [get_ports {out[5]}]
59 set_property PACKAGE_PIN U14 [get_ports {carry}]
60     set_property IOSTANDARD LVCMOS33 [get_ports {carry}]
61 set_property PACKAGE_PIN V14 [get_ports {over}]
62     set_property IOSTANDARD LVCMOS33 [get_ports {over}]
63 set_property PACKAGE_PIN V13 [get_ports {agteqb}]
64     set_property IOSTANDARD LVCMOS33 [get_ports {agteqb}]
65 #set_property PACKAGE_PIN V3 [get_ports {led[0]}]
```

FIGURE 3.18: Creating XDC file outputs

TESTBENCH

I've designed exhaustive testbenches to test all the above modules exhaustively. For all the individual modules, I tested them far more rigorously in my previous lab sessions as you can see in my previous reports which I've included. All the cases gave me outputs as expected and hence I feel that the Arithmetic Logic Unit is a success as a whole.

Testbench (1)

```
C:/Users/coolw/Project/Project.srcs/sim_1/new/testbench.tb
1 module final_main;
2     // signal declaration
3
4     reg [5:0] test_in0, test_in1;
5     reg [2:0] test_func;
6     wire [5:0] test_out;
7     wire overflow, c_out, agteqb;
8
9     // instantiate the circuit under test
10    main dut
11        (.x(test_in0), .y(test_in1), .fxn(test_func), .out(test_out), .over(overflow), .carry(c_out), .agteqb(agateqb));
12
13    // test vector generator
14    initial
15    begin
16
17        test_in0 = 6'b110010;
18        test_in1 = 6'b001100;
19        test_func = 3'b000;
20        #50;
21
22        test_in0 = 6'b001100;
23        test_in1 = 6'b110010;
24        test_func = 3'b001;
25        #50;
26    end
```

Testbench(2)

```
27     test_in0 = 6'b110010;
28     test_in1 = 6'b001100;
29     test_func = 3'b010;
30     #50;
31
32     test_in0 = 6'b001100;
33     test_in1 = 6'b110010;
34     test_func = 3'b011;
35     #50;
36
37     test_in0 = 6'b110101;
38     test_in1 = 6'b101100;
39     test_func = 3'b100;
40     #50;
41
42     test_in0 = 6'b100101;
43     test_in1 = 6'b101100;
44     test_func = 3'b100;
45     #50;
46
47     test_in0 = 6'b010101;
48     test_in1 = 6'b001100;
49     test_func = 3'b100;
50     #50;
51
52     test_in0 = 6'b010101;
53     test_in1 = 6'b001100;
54     test_func = 3'b100;
55     #50;
```


Testbench (3)

```
57      test_in0 = 6'b010101;  
58      test_in1 = 6'b101100;  
59      test_func= 3'b100;  
60      #50;  
61  
62      test_in0 = 6'b110101;  
63      test_in1 = 6'b110101;  
64      test_func= 3'b100;  
65      #50;  
66  
67      test_in0 = 6'b110101;  
68      test_in1 = 6'b101100;  
69      test_func= 3'b101;  
70      #50;  
71  
72      test_in0 = 6'b011010;  
73      test_in1 = 6'b010100;  
74      test_func= 3'b111;  
75      # 50;  
76  
77      test_in0 = 6'b010010;  
78      test_in1 = 6'b010100;  
79      test_func= 3'b110;  
80      # 50;  
81  
82      test_in0 = 6'b101010;  
83      test_in1 = 6'b110100;  
84      test_func= 3'b111;  
85      # 50;
```


Testbench(4)

```
87      test_in0 = 6'b101010;  
88      test_in1 = 6'b110100;  
89      test_func= 3'b110;  
90      # 50;  
91  
92      test_in0 = 6'b111010;  
93      test_in1 = 6'b110100;  
94      test_func= 3'b111;  
95      # 50;  
96  
97      test_in0 = 6'b010010;  
98      test_in1 = 6'b010100;  
99      test_func= 3'b110;  
100     # 50;  
101  
102     test_in0 = 6'b111010;  
103     test_in1 = 6'b010100;  
104     test_func= 3'b111;  
105     # 50;  
106  
107     test_in0 = 6'b010010;  
108     test_in1 = 6'b110100;  
109     test_func= 3'b110;  
110     # 50;  
111  
112     test_in0 = 6'b100000;  
113     test_in1 = 6'b100000;  
114     test_func= 3'b110;  
115     # 50;
```

Testbench(5)

```
112     test_in0 = 6'b100000;  
113     test_in1 = 6'b100000;  
114     test_func= 3'b110;  
115     # 50;  
116  
117     $stop;  
118 ⊕ end  
119  
120  
121 ⊕ endmodule  
122
```


DEMO



INPUTS

The switches R2, T1 and V1 are assigned as the 3 bits of the function, with R2 being the most significant bit.

The 6 switches from (V15-V17) are assigned as the 6-bit input for A, with V15 being the most significant bit.

The 6 switches from (R3-W14) are assigned as the 6-bit input for B., with R3 being the most significant bit.

OUTPUTS

The 6 LEDs from (V15-V16) are assigned as the 6-bit output for the ALU, with V15 as the most significant bit.

The LED U14 is assigned as the 1-bit carry out output.

The LED V14 is assigned as the 1-bit overflow output.

The LED V13 is assigned as the 1-bit greater than equal to output.

PREVIOUS SUBMISSIONS

I've previously submitted my 6_bit_ripple_adder and my 8_bit_comparator codes on time which I've then imported into this project and used as modules.

While I could not import all the testcases I tried previously into this project, I've tried most of the testcases here.

I've thoroughly tested these modules before submitting them as can be seen from the reports I've included herewith.


I've included both of my previous files as LabB_kohliv and LabC_kohliv.

WHAT I WOULD DO DIFFERENTLY


I had a lot of errors due to not initializing outputs before moving to other functions and that is something I had to fix but works perfectly now.

Later, after I'd already completed a large part of my project I thought I could even do the first few function outputs using the adder module but by that I'd have to re-do a large part so I just stuck to defining separate modules for everything.


DISPLAYING OUTPUTS




ADDER TESTBENCH CAUSING OVERFLOW




SUBTRACTOR TESTBENCH CAUSING CARRY




SUBTRACTOR TESTBENCH WITH NO CARRY AND OVERFLOW




ADDER TESTBENCH WITH CARRY AND OVERFLOW




GREATER THAN EQUAL TO WITH ONE POSITIVE AND ONE NEGATIVE




DISPLAYING XOR OF BOTH INPUTS




GREATER THAN EQUAL TO WITH BOTH NEGATIVE INPUTS




DISPLAYING FIRST INPUT TESTBENCH




DISPLAYING SECOND INPUT TESTBENCH



GREATER THAN EQUAL TO WITH BOTH POSITIVE INPUTS



DISPLAYING NEGATIVE OF SECOND INPUT TESTBENCH



DISPLAYING NEGATIVE OF FIRST INPUT TESTBENCH