


# **MICROPROGRAMMED CONTROL**

- **Control Memory**
- **Sequencing Microinstructions**
- **Microprogram Example**
- **Design of Control Unit**
- **Microinstruction Format**
- **Nanostorage and Nanoprogram**


# COMPARISON OF CONTROL UNIT IMPLEMENTATIONS

## Control Unit Implementation

### Combinational Logic Circuits (Hard-wired)



### Microprogram



# TERMINOLOGY

## Microprogram

- Program stored in memory that generates all the control signals required to execute the instruction set correctly
- Consists of microinstructions

## Microinstruction

- Contains a control word and a sequencing word
  - Control Word - All the control information required for one clock cycle
  - Sequencing Word - Information needed to decide the next microinstruction address
- Vocabulary to write a microprogram

## Control Memory(Control Storage: CS)

- Storage in the microprogrammed control unit to store the microprogram

## Writeable Control Memory(Writeable Control Storage:WCS)

- CS whose contents can be modified
  - > Allows the microprogram can be changed
  - > Instruction set can be changed or modified

## Dynamic Microprogramming

- Computer system whose control unit is implemented with a microprogram in WCS
- Microprogram can be changed by a systems programmer or a user

# TERMINOLOGY

## ***Sequencer (Micro program Sequencer)***

**A Micro program Control Unit that determines the Microinstruction Address to be executed in the next clock cycle**

- In-line Sequencing**
- Branch**
- Conditional Branch**
- Subroutine**
- Loop**
- Instruction OP-code mapping**

An initial address is loaded into the control address register when power is turned on.(address of fetch routine)

At the end of fetch Routine the instruction reaches the Instruction register.

A MI may have bits that specify various addressing modes. The EA Computation Routine in control memory can be reached through a branch MI, which is conditioned on the status of mode bits of the Inst.

The next step is to generate MO that executes the instruction fetched from memory.

The fetch routine may be sequences by incrementing CAR through the rest of MI.

The control memory next must go through the routine that determines the EA of the operand

When EA is computed the address of operand is available in the MAR.

Each Instr. Has it own MP routine stored in given location of the control memory.

The transformation from Instr. Code bits to an address in control memory where the routine is located is referred as mapping process.

After Mapping Process Once the required routine is reached

the MIs that execute the instruction may be sequenced by incrementing the  
CAR,


OR

sometime the sequence depends on values if certain status bits in processor register. E.g.  $\mu$  Ps that employ subroutines will require an external register for storing the return address, b/c ROM can not be written.

When execution of instr. Is completed, control must return to the fetch routine.

This is accomplished by executing an unconditional branch MI to the first address of the fetch routine.


# MICROINSTRUCTION SEQUENCING



## Sequencing Capabilities Required in a Control Storage

- Incrementing of the control address register
- Unconditional and conditional branches
- A mapping process from the bits of the machine instruction to an address for control memory
- A facility for subroutine call and return

# CONDITIONAL BRANCH



## Conditional Branch

If *Condition* is true, then *Branch* (address from the next address field of the current microinstruction)  
else *Fall Through*

Conditions to Test: O(overflow), N(negative),  
Z(zero), C(carry), etc.

## Unconditional Branch

Fixing the value of one status bit at the input of the multiplexer to 1



# MAPPING OF INSTRUCTIONS

## Direct Mapping

### OP-codes of Instructions

ADD 0000  
AND 0001  
LDA 0010  
STA 0011  
BUN 0100

⋮

Address

0000  
0001  
0010  
0011  
0100

ADD Routine
AND Routine
LDA Routine
STA Routine
BUN Routine
Control Storage

### Mapping Bits

↓  
10 xxxx 010


Address

10 0000 010  
10 0001 010  
10 0010 010  
10 0011 010  
10 0100 010


ADD Routine
⋮
AND Routine
⋮
LDA Routine
⋮
STA Routine
⋮
BUN Routine
⋮

# MAPPING OF INSTRUCTIONS TO MICROROUTINES

Mapping from the OP-code of an instruction to the address of the Microinstruction which is the starting microinstruction of its execution microprogram




Mapping function implemented by ROM or PLA




# MICROPROGRAM EXAMPLE

## Computer Configuration



# MACHINE INSTRUCTION FORMAT

## Machine instruction format




## Sample machine instructions

Symbol	OP-code	Description
ADD	0000	$AC \leftarrow AC + M[EA]$
BRANCH	0001	if $(AC < 0)$ then $(PC \leftarrow EA)$
STORE	0010	$M[EA] \leftarrow AC$
EXCHANGE	0011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$

EA is the effective address

## Microinstruction Format



F1, F2, F3: Microoperation fields  
CD: Condition for branching  
BR: Branch field  
AD: Address field

# MICROINSTRUCTION FIELD DESCRIPTIONS - F1,F2,F3

F1	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	$AR \leftarrow DR(0-10)$	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	$M[AR] \leftarrow DR$	WRITE

F2	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$AC \leftarrow AC \vee DR$	OR
011	$AC \leftarrow AC \wedge DR$	AND
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	$DR \leftarrow DR + 1$	INCDR
111	$DR(0-10) \leftarrow PC$	PCTDR

F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow AC'$	COM
011	$AC \leftarrow \text{shl } AC$	SHL
100	$AC \leftarrow \text{shr } AC$	SHR
101	$PC \leftarrow PC + 1$	INCPC
110	$PC \leftarrow AR$	ARTPC
111	Reserved	

# MICROINSTRUCTION FIELD DESCRIPTIONS - CD, BR

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional branch
01	DR(15)	I	Indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

BR	Symbol	Function
00	JMP	$CAR \leftarrow AD$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
01	CALL	$CAR \leftarrow AD$ , $SBR \leftarrow CAR + 1$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
10	RET	$CAR \leftarrow SBR$ (Return from subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14)$ , $CAR(0,1,6) \leftarrow 0$

# SYMBOLIC MICROINSTRUCTIONS

- Symbols are used in microinstructions as in assembly language
- A symbolic microprogram can be translated into its binary equivalent by a microprogram assembler.

## Sample Format

five fields:            label; micro-ops; CD; BR; AD

Label:                may be empty or may specify a symbolic  
                         address terminated with a colon

Micro-ops: consists of one, two, or three symbols  
                 separated by commas

CD:            one of {U, I, S, Z}, where            U: Unconditional Branch  
   I: Indirect address bit  
   S: Sign of AC  
   Z: Zero value in AC

BR:            one of {JMP, CALL, RET, MAP}

AD:            one of {Symbolic address, NEXT, empty}

# SYMBOLIC MICROPROGRAM - FETCH ROUTINE

During FETCH, Read an instruction from memory and decode the instruction and update PC

Sequence of microoperations in the fetch cycle:

AR  $\leftarrow$  PC  
DR  $\leftarrow$  M[AR], PC  $\leftarrow$  PC + 1  
AR  $\leftarrow$  DR(0-10), CAR(2-5)  $\leftarrow$  DR(11-14), CAR(0,1,6)  $\leftarrow$  0

Symbolic microprogram for the fetch cycle:

```
      ORG 64
FETCH: PCTAR      U JMP NEXT
      READ, INCPC U JMP NEXT
      DRTAR      U MAP
```

Binary equivalents translated by an assembler

Binary address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000



# SYMBOLIC MICROPROGRAM

- **Control Storage:** 128 20-bit words
- **The first 64 words:** Routines for the 16 machine instructions
- **The last 64 words:** Used for other purpose (e.g., fetch routine and other subroutines)
- **Mapping:** OP-code XXXX into 0XXXX00, the first address for the 16 routines are 0(0 0000 00), 4(0 0001 00), 8, 12, 16, 20, ..., 60

## Partial Symbolic Microprogram


Label	Microops	CD	BR	AD
ADD:	ORG 0			
	NOP	I	CALL	INDRCT
	READ	U	JMP	NEXT
	ADD	U	JMP	FETCH
BRANCH:	ORG 4			
	NOP	S	JMP	OVER
OVER:	NOP	U	JMP	FETCH
	NOP	I	CALL	INDRCT
	ARTPC	U	JMP	FETCH
STORE:	ORG 8			
	NOP	I	CALL	INDRCT
	ACTDR	U	JMP	NEXT
	WRITE	U	JMP	FETCH
EXCHANGE:	ORG 12			
	NOP	I	CALL	INDRCT
	READ	U	JMP	NEXT
	ACTDR, DRTAC	U	JMP	NEXT
	WRITE	U	JMP	FETCH
FETCH:	ORG 64			
	PCTAR	U	JMP	NEXT
	READ, INCPC	U	JMP	NEXT
	DRTAR	U	MAP	
INDRCT:	READ	U	JMP	NEXT
	DRTAR	U	RET	

# BINARY MICROPROGRAM

Micro Routine	Address		Binary Microinstruction					
	Decimal	Binary	F1	F2	F3	CD	BR	AD
ADD	0	0000000	000	000	000	01	01	1000011
	1	0000001	000	100	000	00	00	0000010
	2	0000010	001	000	000	00	00	1000000
	3	0000011	000	000	000	00	00	1000000
BRANCH	4	0000100	000	000	000	10	00	0000110
	5	0000101	000	000	000	00	00	1000000
	6	0000110	000	000	000	01	01	1000011
	7	0000111	000	000	110	00	00	1000000
STORE	8	0001000	000	000	000	01	01	1000011
	9	0001001	000	101	000	00	00	0001010
	10	0001010	111	000	000	00	00	1000000
	11	0001011	000	000	000	00	00	1000000
EXCHANGE	12	0001100	000	000	000	01	01	1000011
	13	0001101	001	000	000	00	00	0001110
	14	0001110	100	101	000	00	00	0001111
	15	0001111	111	000	000	00	00	1000000
FETCH	64	1000000	110	000	000	00	00	1000001
	65	1000001	000	100	101	00	00	1000010
	66	1000010	101	000	000	00	11	0000000
	67	1000011	000	100	000	00	00	1000100
INDRCT	68	1000100	101	000	000	00	10	0000000


This microprogram can be implemented using ROM

# DESIGN OF CONTROL UNIT - DECODING ALU CONTROL INFORMATION -



# MICROPROGRAM SEQUENCER

## - NEXT MICROINSTRUCTION ADDRESS LOGIC -




**MUX-1 selects an address from one of four sources and routes it into a CAR**

- In-Line Sequencing → CAR + 1
- Branch, Subroutine Call → CS(AD)
- Return from Subroutine → Output of SBR
- New Machine instruction → MAP

# MICROPROGRAM SEQUENCER

## - CONDITION AND BRANCH CONTROL -




### Input Logic

$I_0I_1T$	Meaning	Source of Address	$S_1S_0$	L
000	In-Line	CAR+1	00	0
001	JMP	CS(AD)	10	0
010	In-Line	CAR+1	00	0
011	CALL	CS(AD) and SBR $\leftarrow$ CAR+1	10	1
10x	RET	SBR	01	0
11x	MAP	DR(11-14)	11	0

$$\begin{aligned} S_0 &= I_0 \\ S_1 &= I_0I_1 + I_0'T \\ L &= I_0'I_1T \end{aligned}$$

# MICROPROGRAM SEQUENCER



# MICROINSTRUCTION FORMAT

## Information in a Microinstruction

- Control Information
- Sequencing Information
- Constant

Information which is useful when feeding into the system

These information needs to be organized in some way for

- Efficient use of the microinstruction bits
- Fast decoding

## Field Encoding

- Encoding the microinstruction bits
- Encoding slows down the execution speed due to the decoding delay
- Encoding also reduces the flexibility due to the decoding hardware

# HORIZONTAL AND VERTICAL MICROINSTRUCTION FORMAT

## Horizontal Microinstructions

Each bit directly controls each micro-operation or each control point

*Horizontal* implies a long microinstruction word

Advantages: Can control a variety of components operating in parallel.

--> Advantage of efficient hardware utilization

Disadvantages: Control word bits are not fully utilized

--> CS becomes large --> Costly

## Vertical Microinstructions


A microinstruction format that is not horizontal

*Vertical* implies a short microinstruction word


Encoded Microinstruction fields

--> Needs decoding circuits for one or two levels of decoding

One-level decoding



Two-level decoding





# NANOSTORAGE AND NANOINSTRUCTION

The decoder circuits in a vertical microprogram storage organization can be replaced by a ROM

=> Two levels of control storage

First level - *Control Storage*

Second level - *Nano Storage*

Two-level microprogram

First level

- *Vertical* format Microprogram

Second level

- *Horizontal* format Nanoprogram

- Interprets the microinstruction fields, thus converts a vertical microinstruction format into a horizontal nanoinstruction format.

Usually, the microprogram consists of a large number of short microinstructions, while the nanoprogram contains fewer words with longer nanoinstructions.

# TWO-LEVEL MICROPROGRAMMING - EXAMPLE

- \* Microprogram: 2048 microinstructions of 200 bits each
- \* With 1-Level Control Storage:  $2048 \times 200 = 409,600$  bits
- \* Assumption:
  - 256 distinct microinstructions among 2048
- \* With 2-Level Control Storage:
  - Nano Storage:  $256 \times 200$  bits to store 256 distinct nanoinstructions
  - Control storage:  $2048 \times 8$  bits
  - To address 256 nano storage locations 8 bits are needed
- \* Total 1-Level control storage: 409,600 bits
- Total 2-Level control storage: 67,584 bits ( $256 \times 200 + 2048 \times 8$ )

