

Analog Electronic Circuits (UEC301)

By



Dr.Mayank Kumar Rai
Associate Professor,
ECED, TIET, Patiala

Thapar Institute of Engineering & Technology
(Deemed to be University)
Bhadson Road, Patiala, Punjab, Pin-147004
Contact No. : +91-175-2393201
Email : info@thapar.edu



THAPAR INSTITUTE
OF ENGINEERING & TECHNOLOGY
(Deemed to be University)

Subject: Analog Electronic Circuits (UEC301)

Faculty name: Dr. Mayank Kumar Rai (Associate Professor & Course Coordinator)

Topic of today's Lecture : Common source amplifier with diode connected load

Key points

- Diode connected enhancement mode NMOS and PMOS
- Common source amplifier with NMOS equivalent diode connected load
- Small Signal analysis of common source amplifier with NMOS equivalent diode connected load
- Small Signal analysis of common source amplifier with PMOS equivalent diode connected load

Contents of this lecture are based on the following books:

- Jacob Milman & and C.C.Halkias, "*Integrated Electronics Analog and Digital Circuit and Systems*"Second Edition.
- Adel S. Sedra & K. C. Smith, "*MicroElectronic Circuits Theory and Application*" Fifth Edition.
- Robert L. Boylestad & L. Nashelsky, "*Electronic Devices and Circuit Theory*" Eleventh Edition.



Types of Single Stage Amplifier




Figure 1: The Common source stage.




Figure 2: The Common gate stage.




Figure 3: The Common drain stage.

Low Frequency Small Signal operation of Single Stage Common Source Amplifier




Figure 4: Small signal equivalent π model based single stage common source amplifier circuit with no body effect.


$$A_v = \frac{v_0}{v_{in}=v_{gs}} = -g_m R_o$$

$$R_o = r_o \parallel R_D$$


ti

ti

Diode Connected Enhancement Mode NMOS and PMOS



(a)



(b)

Figure 5 : Diode connected enhancement mode NMOS and PMOS.





Figure 6 : Small signal π model of NMOS with channel length modulation and without body effect ($\gamma=0$).



$$v_{gs} = v_{ds}$$

Total drain current i_d = $g_m v_{gs} + \frac{v_{ds}}{r_o}$

$$= g_m v_{ds} + \frac{v_{ds}}{r_o}$$

$\Rightarrow g_m \gg (r_o)^{-1}$

$$R_o = \frac{v_{ds}}{i_d} = \frac{1}{g_m + \frac{1}{r_o}}$$

$$R_o \approx \frac{1}{g_m}$$

Figure 7 : Small signal π model of NMOS with channel length modulation and without body effect ($\gamma=0$).

Common source amplifier with NMOS equivalent diode connected load




Figure 8: Common source amplifier with diode connected load.

Small Signal analysis of Common source amplifier with NMOS equivalent diode connected load




Figure 9: Arrangement for determining the equivalent resistance (R_o) of NMOS equivalent diode connected load.

$$v_{gs} = -v_x \dots \dots \dots (1),$$

By applying k.c.l. at source terminal(s)

$$g_{m2}v_{gs} + \frac{(0-v_x)}{r_o} + i_x = 0 \dots \dots \dots (2),$$

$$g_{m2}v_x + \frac{v_x}{r_o} = i_x \dots \dots \dots (3),$$

$$R_o = \frac{v_x}{i_x} = \frac{1}{g_{m2} + \frac{1}{r_o}} \approx \frac{1}{g_{m2}} \dots \dots \dots (4),$$

$\rightarrow g_{m2} \gg (r_o)^{-1}$




Figure 10: Small signal equivalent circuit of Fig.4

$$Gain(A_v) = \frac{v_o}{v_{in} = v_{gs}} = -g_{m1}R_o \quad \dots\dots\dots(5),$$

where $g_m = \frac{i_d}{v_{gs}} = \mu_n C_{OX} \frac{W}{L} (V_{GS} - V_{to})$ (7),

$$I_D = \frac{1}{2} \mu_n C_{OX} \frac{W}{L} (V_{GS} - V_{to})^2 \dots\dots(8),$$

$$g_m = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} \quad \dots\dots\dots(9),$$

$$A_v = -g_{m1} \frac{1}{g_{m2}} = -\frac{\sqrt{2\mu_n C_{ox}(W/L)_1 I_{D1}}}{\sqrt{2\mu_n C_{ox}(W/L)_2 I_{D2}}} \quad \dots(10),$$

$$A_v = -\frac{\sqrt{(W/L)_1}}{\sqrt{(W/L)_2}} \quad \dots\dots(12)$$

$$g_{m_2} \gg (r_o)^{-1}$$


\downarrow

$$\lambda = 0$$

i.e. channel length modulation is neglected

and, since $I_{D1} = I_{D2}$

Common source amplifier with PMOS equivalent diode connected load



$$A_v = -g_{m1} \frac{1}{g_{m2}} = \frac{(g_m)_n}{(g_m)_p} = -\sqrt{\frac{2\mu_n C_{OX}(W/L)_n I_{Dn}}{2\mu_p C_{OX}(W/L)_p |I_{Dp}|}} \quad \dots\dots\dots (13)$$

and, since $|I_{Dp}| = I_{Dn}$

$$A_v = -\sqrt{\frac{\mu_n (W/L)_n}{\mu_p (W/L)_p}} \quad \dots\dots\dots (14)$$


$$g_{mp} \gg (r_o)^{-1}$$

$$\lambda = 0$$

i.e. channel length modulation is neglected

Figure11: Common source amplifier with diode connected load (PMOS).

Ex. In the circuit of given Fig.12, M_1 is biased in saturation with a drain current equal of i_I , The current $i_M = 0.75 i_I$ is added to the circuit. How is Eq.(12) modified for this case?



$$A_{v1} = -\frac{\sqrt{(W/L)_1 I_{D1}}}{\sqrt{(W/L)_2 I_{D2}}} = -\frac{\sqrt{4(W/L)_1 I_{D2}}}{\sqrt{(W/L)_2 I_{D2}}} = -\sqrt{\frac{4(W/L)_1}{(W/L)_2}} = 2A_v$$

$$A_v = \frac{A_{v1}}{2}$$

Figure 12: Common source stage with diode connected load.



Ex:




Fig:1

Design the circuit in Fig-1

$$R_D = ?$$

- 1) $V_{DS} > V_{GS} - V_{to,n} \Rightarrow$ Saturation
- $\text{Sat} \quad 0.1V \quad (5-1) \Rightarrow$
- $V_{GS} - V_{to,n} > V_{DS} \Rightarrow$ Linear Region
- $1V > 0.1V$

$$\left. \begin{aligned} I_D(\text{lim}) &= \mu_n C_{ox} \left(\frac{W}{L} \right) \left[(V_{GS} - V_{to,n}) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right] \\ I_D &= \frac{1}{2} (5-1) \cdot 0.1 - \frac{(0.1)^2}{2} \\ I_D &\approx 0.395 \text{ mA} \end{aligned} \right\}$$

$$I_D \cdot R_D + V_D = V_{DD}$$


$$R_D = \frac{V_{DD} - V_D}{I_D}$$

$$= \frac{5V - 0.1V}{0.395}$$

$$R_D \approx 12.4 \text{ k}\Omega \quad \Leftarrow$$



Ex.2



Analyze the CKT shown in Fig.2

$T_x = \text{Saturation}$

$$\begin{aligned} KVL \quad & V_S = ? \\ & V_{GS} = ? \\ & V_D = ? \\ \mu_n G_x \frac{W}{L} & = 1 \text{ mA/V}^2 \\ V_{to,n} & = 1 \text{ V} \end{aligned}$$

$$I_{R_1} = I_{R_2}, I_G = 0$$

$$I_{R_2} = \frac{V_{DD}}{R_2 + R_1} = \frac{10}{10M\Omega + 10M\Omega} = 10 \text{ nA}$$

$$I_{R_2} = \frac{1}{2} \times 10^{-6} \text{ Amp}$$

$$\begin{aligned} V_A &= R_2 \cdot I_{R_2} \\ V_A &= 10 \times 10^{-6} \cdot 10 = 100 \text{ mV} \end{aligned}$$

$$\begin{aligned} I_D \cdot R_D &= V_{DD} - V_D \\ 0.5 \text{ mA} \times 6 \text{ k} &= 10 \text{ V} - V_D \\ V_D &= +7 \text{ V} \end{aligned}$$

$$V_{DS} \geq V_{GS} - V_{to,n}$$

$$I_D \cdot R_D + V_{DS} + V_S = V_{DD}$$

$$\begin{aligned} V_A &= V_{GS} + V_S \\ &= V_{GS} + I_D \cdot R_S \end{aligned}$$

$$\begin{aligned} V_{GS} &= V_A - I_D \cdot R_S \\ V_S &= 5 \text{ V} - I_D \cdot 6 \text{ k} \end{aligned}$$

$$I_D(\text{sat}) = \frac{\mu_n G_x \cdot W}{2} \{ V_{GS} - V_{to,n} \}^2$$

$$I_D = \frac{1}{2} \times 1 \times 10^{-6} \times [10 - I_D \cdot 6 \text{ k} - 1 \text{ V}]^2$$

$$18I_D^2 - 25I_D + 8 = 0$$

$$I_D = 0.89 \text{ mA} \quad \{ I_{D1} = 0.5 \text{ mA} \}$$

$$V_S = 6 \times 0.89 = 5.34$$

$$V_S > V_A \Rightarrow \text{Cut-off}$$



$$V_{DS} = 5V, \quad V_{GS} = 3V, \quad V_{TO,n} = 1V$$
$$V_{GS} - V_{TO,n} = \underline{\underline{2V}}$$

$$\underline{\underline{V_{DS} \geq V_{GS} - V_{TO,n}}} \Rightarrow \underline{\underline{\text{Saturation}}}$$

$$\boxed{V_{GS} - V_{TO,n} > \underline{\underline{V_{DS}}} \Rightarrow \text{Linear.}}$$

$$V_{GS} = 5V, \quad V_{TO,n} = 1V$$

$$V_{GS} - V_{TO,n} = \underline{\underline{4V}}$$

$$V_{DS} = 2V$$

$$\boxed{V_{GS} - V_{TO,n} > V_{DS}}$$



ti