

Analog Electronic Circuits (UEC301)

By



Dr. Mayank Kumar Rai
Associate Professor,
ECED, TIET, Patiala

Thapar Institute of Engineering & Technology
(Deemed to be University)
Bhadson Road, Patiala, Punjab, Pin-147004
Contact No. : +91-175-2393201
Email : info@thapar.edu

ti
THAPAR INSTITUTE
OF ENGINEERING & TECHNOLOGY
(Deemed to be University)

Subject: Analog Electronic Circuits (UEC301)

Faculty name: Dr. Mayank Kumar Rai (Associate Professor & Course Coordinator)

Topic of today's Lecture : Common source amplifier with diode connected load

Key points

Contents of this lecture are based on the following books:

- **Diode connected enhancement mode NMOS and PMOS**
- **Common source amplifier with NMOS equivalent diode connected load**
- **Small Signal analysis of common source amplifier with NMOS equivalent diode connected load**
- **Small Signal analysis of common source amplifier with PMOS equivalent diode connected load**

- *Jacob Milman & C.C.Halkias, “Integrated Electronics Analog and Digital Circuit and Systems” Second Edition.*
- *Adel S. Sedra & K. C. Smith, “MicroElectronic Circuits Theory and Application” Fifth Edition.*
- *Robert L. Boylestad & L. Nashelsky, “Electronic Devices and Circuit Theory” Eleventh Edition.*



Types of Single Stage Amplifier




Figure 1: The Common source stage.




Figure 2: The Common gate stage.




Figure 3: The Common drain stage.

Low Frequency Small Signal operation of Single Stage Common Source Amplifier




Figure 4: Small signal equivalent π model based single stage common source amplifier circuit with no body effect.

$$A_v = \frac{v_o}{v_{in} = v_{gs}} = -g_m R_o$$

$$R_o = r_o \parallel R_D$$

Diode Connected Enhancement Mode NMOS and PMOS




Figure 5 : Diode connected enhancement mode NMOS and PMOS.





Figure 6 : Small signal π model of NMOS with channel length modulation and without body effect ($\gamma=0$).



$$v_{gs} = v_{ds}$$

$$\text{Total drain current } i_d = g_m v_{gs} + \frac{v_{ds}}{r_o}$$

$$= g_m v_{ds} + \frac{v_{ds}}{r_o}$$

$$R_o = \frac{v_{ds}}{i_d} = \frac{1}{g_m + \frac{1}{r_o}}$$

$$R_o \cong \frac{1}{g_m}$$



$$g_m \gg (r_o)^{-1}$$

Figure 7 : Small signal π model of NMOS with channel length modulation and without body effect ($\gamma=0$).

Common source amplifier with NMOS equivalent diode connected load




Figure 8: Common source amplifier with diode connected load.

Small Signal analysis of Common source amplifier with NMOS equivalent diode connected load




Figure 9: Arrangement for determining the equivalent resistance (Ro) of NMOS equivalent diode connected load.

$$v_{gs} = -v_x \dots\dots\dots(1),$$

By applying k.c.l. at source terminal(s)
$$g_{m2}v_{gs} + \frac{(0-v_x)}{r_o} + i_x = 0\dots\dots\dots(2),$$

$$g_{m2}v_x + \frac{v_x}{r_o} = i_x \dots\dots\dots(3),$$

$$R_o = \frac{v_x}{i_x} = \frac{1}{g_{m2} + \frac{1}{r_o}} \approx \frac{1}{g_{m2}} \dots\dots(4), \quad \rightarrow \quad g_{m2} \gg (r_o)^{-1}$$




Figure 10: Small signal equivalent circuit of Fig.4



$$\text{Gain } (A_v) = \frac{v_o}{v_{in}=v_{gs}} = -g_{m1}R_o \dots\dots\dots(5),$$

$$A_v = -g_{m1} \frac{1}{g_{m2}} \dots\dots\dots(6),$$

$$\text{where } g_m = \frac{i_d}{v_{gs}} = \mu_n C_{OX} \frac{W}{L} (V_{GS} - V_{to}) \dots\dots\dots(7),$$


$$I_D = \frac{1}{2} \mu_n C_{OX} \frac{W}{L} (V_{GS} - V_{to})^2 \dots\dots\dots(8),$$

$$g_m = \sqrt{2 \mu_n C_{OX} \frac{W}{L} I_D} \dots\dots\dots(9),$$

$$A_v = -g_{m1} \frac{1}{g_{m2}} = -\frac{\sqrt{2 \mu_n C_{OX} (W/L)_1 I_{D1}}}{\sqrt{2 \mu_n C_{OX} (W/L)_2 I_{D2}}} \dots\dots\dots(10),$$

$$A_v = -\frac{\sqrt{(W/L)_1 I_{D1}}}{\sqrt{(W/L)_2 I_{D2}}} \dots\dots\dots(11),$$

$$A_v = -\frac{\sqrt{(W/L)_1}}{\sqrt{(W/L)_2}} \dots\dots\dots(12)$$



$$g_{m2} \gg (r_o)^{-1}$$




$$\lambda = 0$$

i.e. channel length modulation is neglected

and, since $I_{D1} = I_{D2}$



Common source amplifier with PMOS equivalent diode connected load



$$A_v = -g_{m1} \frac{1}{g_{m2}} = \frac{(g_m)_n}{(g_m)_p} = - \frac{\sqrt{2\mu_n C_{ox}(W/L)_n I_{Dn}}}{\sqrt{2\mu_p C_{ox}(W/L)_p |I_{Dp}|}} \dots\dots(13)$$

and, since $|I_{Dp}| = I_{Dn}$

$$A_v = - \sqrt{\frac{\mu_n (W/L)_n}{\mu_p (W/L)_p}} \dots\dots\dots(14)$$

$$g_{mp} \gg (r_o)^{-1}$$


$$\lambda = 0$$

i.e. channel length modulation is neglected

Figure11: Common source amplifier with diode connected load (PMOS).



Ex. In the circuit of given Fig.12, M_1 is biased in saturation with a drain current equal of i_I , The current $i_M=0.75 i_I$ is added to the circuit. How is Eq.(12) modified for this case?



$$\text{Since } i_{D2} = \frac{i_I}{4}$$

$$A_{v1} = -\frac{\sqrt{(W/L)_1} I_{D1}}{\sqrt{(W/L)_2} I_{D2}} = -\frac{\sqrt{4(W/L)_1} I_{D2}}{\sqrt{(W/L)_2} I_{D2}} = -\sqrt{\frac{4(W/L)_1}{(W/L)_2}} = 2A_v$$

$$A_v = \frac{A_{v1}}{2}$$

Figure 12: Common source stage with diode connected load.



Ex.1




Fig.1

Design the ckt in Fig.1

$$R_D = ?$$

$$1) \underbrace{V_{DS} \geq V_{GS} - V_{th,n}}_{\text{Sat}} \Rightarrow \text{Saturation}$$

$$\underbrace{(0.1V) \geq (5 - 1)}_{\Rightarrow 4}$$

$$\underbrace{V_{GS} - V_{th,n} > V_{DS}}_{(4V) > 0.1V} \Rightarrow \text{Linear region}$$

$$I_D(\text{lin}) = \mu_n C_{ox} \left(\frac{W}{L} \right) \left[(V_{GS} - V_{th,n}) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_D = \frac{1}{2} \left[(5 - 1) \cdot 0.1 - \frac{(0.1)^2}{2} \right]$$

$$I_D \approx 0.395 \text{ mA}$$

$$I_D \cdot R_D + V_D = V_{DD}$$

$$R_D = \frac{V_{DD} - V_D}{I_D}$$

$$= \frac{5V - 0.1V}{0.395}$$

$$R_D \approx 12.4 \text{ k}\Omega$$



Ex. 2




Fig. 2

$$I_D = 0.5 \text{ mA}$$

$$V_S = I_D \cdot R_S = 0.5 \text{ mA} \times 6 \text{ k}\Omega$$

$$V_S = +3 \text{ V}$$

$$V_{GS} = V_G - I_D \cdot R_S$$

$$V_{GS} = 5 \text{ V} - 3 \text{ V} = +2 \text{ V}$$

Analyze the ckt shown in Fig. 2

TX = Saturation

KVL $V_S = ?$
 $V_{GS} = ?$
 $V_D = ?$

$$\mu_n C_{ox} \frac{W}{L} = 1 \text{ mA/V}^2$$

$$V_{th,n} = 1 \text{ V}$$

$$I_{R1} = I_{R2}, I_G = 0$$

$$I_{R2} = \frac{V_{DD} = 10}{R_2 + R_1 = 10 \text{ M}\Omega + 10 \text{ M}\Omega}$$

$$I_{R2} = \frac{1}{2} \times 10^{-6} \text{ A}$$

$$V_G = R_2 \cdot I_{R2}$$

$$V_G = \frac{10 \text{ V} \times 10 \text{ M}\Omega}{20 \text{ M}\Omega} = 5 \text{ V}$$

$$I_D \cdot R_D = V_{DD} - V_D$$

$$0.5 \text{ mA} \times 6 \text{ k}\Omega = 10 \text{ V} - V_D$$

$$V_D = +7 \text{ V}$$

$$V_{DS} \geq V_{GS} - V_{th,n}$$

$$I_D \cdot R_D + V_{DS} + V_S = V_{DD}$$

$$V_G = V_{GS} + V_S$$

$$= V_{GS} + I_D \cdot R_S$$

$$V_{GS} = V_G - I_D \cdot R_S$$

$$V_{GS} = 5 \text{ V} - I_D \cdot 6 \text{ k}\Omega$$

$$I_D (\text{sat}) = \frac{\mu_n C_{ox} \cdot W}{2L} \{ V_{GS} - V_{th,n} \}^2$$

$$I_D = \frac{1}{2} \times 1 \{ 10 - I_D \cdot 6 \text{ k}\Omega - 1 \text{ V} \}^2$$

$$18 I_D^2 - 25 I_D + 8 = 0$$

$$I_{D1} = 0.89 \text{ mA} \quad I_{D2} = 0.5 \text{ mA}$$

$$V_S = 6 \times 0.89 = 5.34 \text{ V}$$

$$V_S > V_G \Rightarrow \text{Cutoff}$$



$$V_{DS} = 5V, \quad V_{GS} = 3V, \quad V_{th,n} = 1V$$

$$V_{GS} - V_{th,n} = \underline{\underline{2V}}$$

$$\underline{\underline{V_{DS} \geq V_{GS} - V_{th,n} \Rightarrow \text{Saturation}}}$$

$$\boxed{V_{GS} - V_{th,n} > \underline{\underline{V_{DS}}} \Rightarrow \text{Linear.}}$$

$$V_{GS} = \underline{\underline{5V}}, \quad V_{th,n} = 1V$$

$$V_{GS} - V_{th,n} = 5V$$

$$V_{DS} = 2V$$

$$\boxed{V_{GS} - V_{th,n} > V_{DS}}$$



